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Point-of-load (POL) power supplies are high-output-current, low-output-voltage, DC-DC con-
verters that are placed near the electronic components, such as memory chips and microprocessors,
on a computer motherboard. They have to meet challenging requirements of high efficiency over
a wide load range, and fast transient responses to very dynamic load profiles. The most popular
POL topology is based on single-phase or multi-phase buck converters. Buck converters have lim-
itations in large step-down applications due to very low duty cycle requirements for the control
MOSFET(s), and relatively high switching losses at high frequencies.
This work proposes a new converter architecture and control method for POL applications
- a modular converter based on active-clamp LLC resonant modules, designed to work with an
on/off digital controller. The active clamp LLC converter inherits advantages of the standard LLC
resonant converter, including soft-switching and 50%-duty-cycle operation of all switching devices.
The active clamp addresses the voltage oscillation across the rectifier devices caused by transformer
secondary-side leakage inductances and MOSFET output capacitances by clamping the voltage to
approximately twice the output dc voltage. In addition, the active clamp helps to reduce the output
capacitor current ripple. The converter is well suited for a multiple-parallel-module configuration in
which each module, when on, operates at its maximum efficiency. The output voltage is regulated
by turning on/off one module in a pulse-width-modulation (PWM) manner while the other modules
are either fully on or fully off, depending on the load power demand.
Analysis, modeling, design and control methods are described for the modular active-clamp
LLC converter and the results are verified on experimental prototypes. It is found that the proposed
converter and the corresponding control approach yield high overall efficiency and fast step-load
transient responses. The approach is suitable for single or multi-module high-frequency high-step-
iv
down low-voltage point-of-load applications where secondary-side devices and control circuitry can
be integrated in a low-voltage CMOS process.
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Chapter 1
Introduction
1.1 Point-of-Load (POL) Converters
1.1.1 POL in Power Distributed System
In computing and communication systems, POL converters are on-board DC power supplies
positioned near electronics components, which draw high current (tens to more than 100 A) at low
voltage (3.3 V or less) [6, 7]. The name POL comes from the fact that the converter has to be
placed as close to the load as possible for efficiency and regulation purposes. Fig. 1.1 shows an
example of a typical server board. In this so-called distributed power system, the power supply
unit (PSU) may consist of an AC-DC rectifier followed by a DC-DC converter, or only DC-DC
converter(s), depending on the input voltage [6, 8]. The PSU typically provides voltage isolation
between its input and its output, and feeds a lower intermediate bus voltage to various downstream
power converters, mainly POLs. These POLs convert and finely regulate the proper output volt-
ages to their corresponding electronic loads, such as microprocessors, memory chips and various
peripherals. When the load is a microprocesor, a POL is specifically called voltage regulator module
(VRM) because of the loads’ special voltage and current demands, which are addressed briefly in
Section 1.1.2.
The distribution bus voltage is usually 12 V, but a value of 8, 24 or 48 V are also in use,
depending on the system configuration [6, 9, 10]. With current POL topology, a 7-8 V bus yields
high POL’s efficiency, but may cause additional cost if there are other substantial loads requiring
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Figure 1.1: Typical power conversion and distribution on a computer server board
12 V supply. In very low-voltage high-current applications such as high-end workstations and data
centers, a bus voltage as high as 48 V is more appealing because current at the distribution bus is
lower, which means that conduction losses are reduced.
1.1.2 POL Design Challenges
1.1.2.1 System Level
An important system aspect to consider is the POL power level. The power level ranges
from about 30 W for a laptop [11] to hundreds of watts per server board [1,2,12,13]. In large data
centers, the installation of multiple servers raises the power to kW level. At these power levels, any
drops in efficiency cause increased power losses, which leads to undesirable consequences regarding
3cooling and cost of electricity.
Another challenge in data center’s power supply design comes from the significant difference
between the worst-case power rating, i.e., the nameplate peak value, the actual peak, and the
average power [1, 12]. The nameplate peak power is set conservatively by assuming all electronic
components run at their rated power, and by adding a safety margin on top. However, this scenario
rarely happens because of the nature of a server’s workload, which usually demand the usage of
some components more than the others. Besides, due to the dynamic change of the workloads, the
average power is reduced further compared to the observed peak value. Fig. 1.2 demonstrates the
difference among the aforementioned power values at different workloads in a data center. This
suggests that POLs are often over-designed in order to handle the worst-case scenario. Moreover,
designers need to optimize the converter efficiency over a range of lighter load, even at less than
36% of the rating. Since the load power is not easily predicted and changes dynamically over
wide range, it is important that the converter maintains high efficiency over as wide load range as
possible.
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Figure 1.2: Normalized nameplate peak, actual peak and average power at different workloads in
a data center [1]. Normalization is based on the nameplate peak power.
For each server, it is important to understand the power demand of different components.
Fig. 1.3 shows the average power breakdown of a typical server board [2]. In general, CPU (central
4Figure 1.3: Average power breakdown for a server [2]
processing unit), or microprocessor, consumes the most power on average. Besides, its supply
current demand can vary from about 1 A to about 130 A [10], which suggests the need to optimize
converter efficiency over a wide load range. The second most power consuming component is
memory. Along with the microprocessor, it is the main contributor to the dynamic power demand
in a server [1, 14]. Memory usage is growing along with the number of processor cores, especially
in data centers with memory intensive search applications such as in Facebook or Google data
centers [2, 14].
1.1.2.2 Circuit Level
From the system point of view, maintaining POL’s high efficiency over a wide load range is
very important, especially in large data centers. At the circuit level, other POL design challenges
include circuit parasitics, and strict voltage regulation requirements [15–17].
Data processing integrated circuits (ICs) have been demanding higher supply currents at lower
supply voltages. In the next few years, it is expected that the microprocessor current demand will
reach 200 A, with supply voltage reduced to as low as 0.5 V [7,18]. At high current and low voltage,
a small parasitic resistance of the connection between the POL output and the load can cause a
significant voltage drop. Fig. 1.4 shows a model of the supply-to-load connection, including trace
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Figure 1.4: Model of the connection between a POL and its load
resistance Rtrace, trace inductance Ltrace, filter capacitor at the POL output Cfilter in series with
its parasitic resistance ESRf , decoupling capacitance Cdecouple right across the load supply input
and its parasitic resistance ESRd. At a steady state load current Iload = 10 A, the connection’s
parasitic Rtrace = 10 mΩ causes a voltage drop ∆v2 = 100 mV . POL design typically requires
steady-state output voltage regulation within 1% of the nominal value. In 3.3 V applications, a
100 mV voltage drop is already unacceptable. This also suggests that voltage sensing needs to
be placed close to the load for accurate voltage regulation. In 1-2 V applications, even a 20 mV
voltage drop due to the parasitic resistance results in 1-2% drop in efficiency [16].
For a large load step, parasitics play more important roles regarding dynamic output voltage
regulation. It is typically required that the output voltage remains within 5% of the nominal voltage
under all transients. A microprocessor’s load current slew rate, which can be as high as 1.2 A/ns
now, is expected to reach even higher values (e.g. 2.5 A/ns) in the near future [7]. A 1 cm trace has
an approximate inductance Ltrace = 10 nH. Without a decoupling capacitor right across the load
supply terminals, a load step at 1.2 A/ns will cause a voltage drop of ∆v2 = Ltracedi/dt = 12 V .
Even with the decoupling capacitor, high parasitic ESR can cause significant change in the load
voltage vload upon a step load transient. It is the designer’s task to choose proper supply decoupling,
including low-ESR capacitors, to meet the strict voltage regulation. On the other hand, oversized
6capacitors are subject to space limitations and cost concerns. In addition, a fast controller is also
required to settle the voltage back to regulation as quickly as possible, with response times usually
in the order of tens of micro-seconds [7].
In VRM applications, there is an additional requirement for voltage regulation related to
adaptive voltage control. In order to reduce microprocessor’s power consumption, manufactures
have developed technology to adjust the supply voltage according on the load current. Therefore,
the VRM is required to be able to modify the output voltage depending on the voltage command
sent from the microprocessor [19,20].
In summary, POLs are DC-DC converters that are placed closely to the electronic loads
(microprocessor, memory, etc.). Because these loads demand low supply voltage, high current, and
have large dynamic range and slew rate, POL design faces very challenging requirements of:
• High efficiency over wide load range;
• Proper choice and placement of output capacitors to maintain voltage within tight regula-
tion window (e.g. within 5%) in transients, while considering cost and space limitations;
• A controller that responds quickly to rapid load steps.
1.2 Topology Considerations
1.2.1 Synchronous Buck Converter
Single- or multi-phase synchronous buck converter has been widely used as the POL topology
of choice, thanks to its simple structure and control. This subsection gives a brief explanation of
the converter operation, as well as design improvements and limitations in applications that have
increasing demands for low voltage and high supply current.
1.2.1.1 Basic Operation
Fig. 1.5 shows the circuit diagram of a synchronous buck converter, its equivalent circuit in
two subintervals, and typical waveforms, including switching node voltage vsw, inductor voltage vL
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Figure 1.5: (a) Synchronous buck converter, its equivalent circuit in (b) subinterval 1, and (c)
subinterval 2, and (d) typical waveforms during one switching cycle
and current iL, during one switching cycle Ts. In the first subinterval, the control switch Q1 is
turned on for a duration of DTs, transferring energy from input to the LC circuitry and the output.
The percentage of time that Q1 conducts is defined as duty cycle D. In the second subinterval, Q1
is off and the synchronous rectifier switch Q2 is on. The input is disconnected from the output, and
the LC circuitry provides its stored energy to the load. In other words, the switching of Q1 and
Q2 generates a square-wave voltage at the switching node. The inductor and the capacitor form a
low-pass filter, filtering out most of the high-frequency components of the switching voltage vsw.
Therefore, the output voltage is the DC component of vsw,
Vout = DVg (1.1)
Depending on the application requirements, L and C have to be large enough to maintain
8small switching ripples in the inductor current and the output voltage. However, a bulky inductor
slows down converter’s transient response when the output experiences a step in load. This is
demonstrated in Fig. 1.6.
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Figure 1.6: Simplified waveforms of imbalance between inductor and output currents during a load
step transient
During a step change from light to heavy load, the inductor current iL takes a certain delay
time tdelay to start ramping up and supply additional current to the output. The ramping slope is
limited to (Vg − Vout)/L, which consequently limits the time it takes iL to reach the new output
current. During that transient time, the output capacitor is discharged to provide the load with
the difference between the inductor and the output current. This causes a drop in the output
voltage. Similarly, during a heavy-to-light load step, the inductor current ramps down at a limited
slope of −Vout/L. The output capacitor is charged with the excessive current, causing an output
voltage overshoot. As a result, the output capacitance has to be large enough in order to meet
strict transient voltage regulation requirements. A larger inductor means slower transient response
and larger output capacitor. As the load current and slew rate keep increasing, transient response
presents a challenge for the buck converter design.
In the synchronous buck converter, switch Q2 is implemented as MOSFET instead of a
diode rectifier. At high load current, this helps to increase the converter efficiency by reducing the
conduction loss caused by the voltage drop Vdiode across the diode, Ploss = VdiodeIout. However,
efficiency at light load is generally poor, which presents a challenge when the load demands very
9high maximum current and operates over wide load range.
1.2.1.2 Interleaved Multi-phase Buck Converter
Interleaved multi-phase buck converter [21, 22] is a popular solution for transient response
and efficiency issues in the synchronous buck converter in POL applications. Fig. 1.7 shows an
example of a two-phase buck converter and its current waveforms during one switching cycle.
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Figure 1.7: (a) Two-phase synchronous buck converter and (b) current waveforms during one
switching cycle
By operating two buck modules at a phase shift of Ts/2, the ripples of individual inductor
currents iL1 and iL2 cancel with each other. The result is a smaller ripple in the output current
io seen by the output filter capacitor C. Given the same output current ripple requirement, the
inductance in each phase can be reduced compared to the single-phase topology. Moreover, the
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multi-phase converter’s equivalent inductance is only L/2, where L1 = L2 = L, which helps improve
the load-step transient response. In addition to a faster transient response, efficiency over wide load
range can further be improved by phase shedding technique, in which some phases are turned off
at lighter load levels [23].
1.2.1.3 Limitations
Although multi-phase synchronous buck converter demonstrates improvements in transient
responses and efficiency, it still has some limitations associated with the original single-phase buck
topology.
First, the step-down voltage range is limited because of the need to operate at low duty cycle.
For example, a 48 V-to-1 V POL requires a duty cycle of 2.1%, which makes implementation of
switching devices, drive circuitry, and controller difficult and costly, especially at higher switching
frequencies. In a distributed power system with high load current, reducing the bus voltage (POL’s
input voltage), is not favored for efficiency reasons. Because the load voltage keeps decreasing while
load currents become higher, the buck converter limitations may become more severe in the future.
Second, there are limited options for the synchronous switch Q2 in high step-down-voltage
applications. Since this switch conducts high output current most of the time, a MOSFET with low
on-resistance is required to reduce conduction loss. However, Q2 has to block a high input voltage
during off-state, and there is trade-off between low on-resistance and high break-down voltage [24].
Third, the practical operating frequency fs is limited because of low duty cycle and high
switching losses. In every switching cycle, at the transition moments between one switch turning off
and the other turning on, a certain amount of energy Esw is lost due to various reasons: charging and
discharging of device output capacitances, losses associated with reverse recovery the synchronous
switch’s body diode, finite switching speed, etc. [5, 25–27]. Since switching loss is proportional to
switching frequency, Psw = fsEsw, there are practical limits to how high the switching frequency can
be (currently typically in the hundreds of kHz range). Consequently, there are limited opportunities
to reduce the size of passive components (L and C) and to improve transient responses [7,21,28].
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1.2.1.4 Hard-switching Example in the Buck Converter
The lossy turn-on and turn-off of power devices, for example in the buck converter, is com-
monly referred to as hard switching. This sub-section briefly analyzes the hard-switching mecha-
nisms in the buck converter, as a motivation to examine alternative converter topologies.
Fig 1.8a illustrates losses caused by hard-switched turn-on of control switch Q1 in a buck
converter, assuming other circuit components are ideal and MOSFET’s drain-to-source capacitance
is neglected. In order to prevent shoot-through, or the cross-conduction of both switches Q1 and
Q2, a short dead-time is added in between turn-off of one switch and turn-on of the other one.
During the dead-time after Q2 is turned off, its body-diode takes turn to conduct current iL, which
is approximately equal to the output current Iout. When Q1 is turned on, its drain-to-source voltage
vds1 and current ids1 do not change simultaneously. At first, the current rises from 0 to Iout to
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Figure 1.8: Switching loss in a buck converter caused by (a) hard-switched turn-on of Q1 and (b)
body diode reverse recovery during hard-switched turn-off of Q2
12
reverse bias and turn off Q2 body-diode. After that, vds1 can start falling from Vg to 0. The
overlapping of non-zero voltage and current during the transition time ton results in a switching
loss,
Esw,on ≈ 0.5VgIoutton. (1.2)
Note that at Q1 turn-on transition, the energy stored in the MOSFET’s drain-to-source capacitor
is dissipated, causing extra loss. The MOSFET’s hard turn-off is similar but with the time axis
reversed. However, the switching loss in this case is mitigated because part of the energy is useful
in charging the drain-to-source capacitance.
Another source of loss is the reverse recovery of Q2’s body diode at hard-switched turn-
off transition. Assume that all other components are ideal. When a diode is turned-off from a
high-current forward-biased operating point, it requires a negative current to remove all the stored
minority-carrier charge, which is called reverse recovery charge Qr. The diode stays forward-biased
during this recovery time tr. After all the charge is removed, the diode becomes reverse-biased.
Although there is insignificant loss dissipated in the body diode, this causes an overlapping of non-
zero voltage and current in the control switch Q1, as shown in Fig 1.8b. The loss energy caused by
reverse recovery is,
Esw,r ≈ Vg(Iouttr +Qr). (1.3)
In order to reduce switching loss in hard-switched power devices, soft-switching techniques
can be implemented. In general, zero-voltage switching (ZVS) is preferred for the MOSFET’s turn-
on transition, while zero-current switching (ZCS) is more suitable at diode’s turn-off transition [5].
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1.2.2 LLC Resonant Converter
The LLC resonant converter shown in Fig. 1.9 has been investigated in 12 V to 48 V output
DC-DC conversion applications [3, 29–36].
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Figure 1.9: LLC resonant converter
While buck converter shows limitations in terms of low duty cycle and high switching loss,
the LLC converter has capabilities of zero voltage switching (ZVS) of MOSFETs on the primary
side, zero current switching (ZCS) of the rectifier MOSFETs, and almost 50% duty cycle switching
of all devices. All of these benefits make it a good candidate for POL applications. This section
explains the basic operations of this topology and considers it as a candidate for a low-voltage
high-current power supply.
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1.2.2.1 Basic LLC Operation
Fig. 1.10 shows the typical waveforms of the LLC resonant converter operating in ZVS region.
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Figure 1.10: Typical waveforms of LLC resonant converter operating in ZVS region
As shown in Fig. 1.9, the converter contains a half-bridge that has two MOSFETs Q1 and Q2
switching at 50% duty cycle in complementary manner. A square-wave voltage vsw is generated at
the input switching node by the half-bridge, and fed to the resonant tank Ls-Lm-Cs. Different from
the LC low-pass filter used in the buck converter, the LLC tank has a resonant frequency relatively
close to the switching frequency. Therefore, it lets the tank inductor current is resonate with high
ripple, enabling ZVS of the switches. A transformer is added to facilitate a large voltage step-down
from input to output. Note that the transformer magnetizing inductance Lm and primary-side
leakage inductance are included in the resonant tank. On the output side, a synchronous rectifier
converts bi-polar current from the input into positive current io. Finally, the output capacitor
filters the high-frequency components of io, allowing the DC component to supply the load.
LLC converter’s soft-switching features are explained by looking at its operation during dif-
ferent intervals. Fig. 1.11 shows the conduction path during one half of a switching cycle Ts. At
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Figure 1.11: Schematics of LLC resonant converter during the first half of a switching cycle
the beginning of the switching cycle (time 0), the low-side switch Q2 is turned off. The negative
tank current is starts flowing through body diode of the high-side switch Q1, setting its drain-to-
source voltage close to zero. Before the tank current changes polarity at t1, Q1 is turned on at zero
voltage, resulting in negligible switching loss. On the secondary side, the synchronous rectifiers
are driven properly to behave like rectifier diodes with less conduction loss [37–40]. Because is
becomes greater than magnetizing current im, current is transferred to the secondary side and SR1
starts conducting. It clamps the voltage across transformer’s magnetizing inductance to Vout/n,
where n is the transformer turns ratio. Therefore, during the first interval, the magnetizing current
im increases linearly, and the resonant tank consists of only Cs and Ls. This interval ends when
is = im, making the secondary-side current i1 = 0 and SR1 is turned off at zero current with
minimum loss.
In the second interval, from t2 to Ts/2, there is no current conducting on the secondary
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side, and the input is isolated from the output. The resonant tank now contains Lm, Ls and Cs.
This interval ends when Q1 is turned off and Q2 is turned-on at zero voltage. As the switching
frequency is closer to the Ls-Cs resonant frequency, this interval is shortened and does not exist
in above resonance operation. The converter operation in the second half of a switching cycle is
similar to the first half with SR2 rectifying the secondary-side current, and being turned off at zero
current.
In contrast to the buck converter, the voltage conversion ratio of the LLC resonant converter
is a non-linear function of load and switching frequency, as shown in Fig. 1.12.
M
 
Figure 1.12: DC characteristic of LLC resonant converter [3]
Converter parameters are defined as follows,
M =
Vout
(0.5nVg)
Qs =
n2
√
Ls/Cs
R
f1 =
1
2pi
√
LsCs
f2 =
1
2pi
√
(Ls + Lm)Cs
.
At different loads corresponding to different Qs values, the frequency needs to change in order to
keep the same output voltage. The converter is usually designed to operate near resonant frequency
f1 in order to have a small range of frequency variation.
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Similar to multi-phase buck architecture, paralleling multiple LLC converters can help in-
crease the load capacity and efficiency [41–47], especially with phase shedding technique [46, 47].
Besides that, by interleaving LLC phases, the output current ripple can be further reduced.
1.2.2.2 Secondary-Side Voltage Ringing
There are very few works investigating LLC resonant converter in POL applications [48,49]. In
large-step-down low-voltage applications, leakage inductance on the transformer secondary windings
cannot be ignored, especially at high switching frequencies. As shown in Fig. 1.13, the leakage
inductance interacts with the rectifier MOSFET output capacitance, causing voltage ringing and
higher voltage stress across the secondary-side MOSFETs. In extreme cases, it even worsens the
performance of synchronous rectifiers, inducing extra losses at heavy loads, and slows down transient
response to load steps [48–52].
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Figure 1.13: (a) Output side of the LLC resonant converter, including parasitic components, and
(b) voltage ringing across the rectifier devices in a 12 V-to-1 V, 5 MHz LLC converter
A conventio al full-bridge rectifier can effectively clamp the rectifier device voltage to the
output voltage. However, an implementation with four rectifier devices means that conduction
losses are doubled compared to the center-tap rectifier presented in this section. A simple clamping
circuit is proposed in [53], but a later work points out that extra LC filter may be needed to meet a
given output voltage ripple requirement [54]. The later work suggests a modified clamping circuitry,
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but it requires a more complicated transformer design and rectifier driving scheme.
In summary, single- and multi-phase synchronous buck converter are the most popular POL
topologies. However, they show limitations in high step-down-voltage, high current, high frequency
applications because of low duty cycle and high switching losses. The LLC resonant converter is
potentially a good candidate to address those limitations, thanks to its soft-switching capabilities
and almost 50% duty cycle switching of all devices. Its disadvantage come from the secondary-side
leakage inductance that causes voltage oscillation and higher stress to rectifier devices. Previously
proposed clamping circuits are bulky and complicated.
1.3 Control Method Considerations
1.3.1 Existing Control Methods for Buck Converter
Control of single-phase and interleaved multi-phase synchronous buck converters is relatively
simple. To improve transient responses, numerous methods have been pursued, and many are
well supported by commercially available controller chips. In general, the output voltage can be
regulated using either voltage-mode or current-mode control. In standard voltage-mode control,
only the output voltage is sensed and the control variable is the switch duty cycle. In current-mode
control, both the output voltage and the switchQ1 (or inductor) current are sensed. In peak current-
mode control, the control variable is the inductor peak current. In both control methods, small-
signal modeling and controller design are straightforward and can be done analytically. However,
because the control variable is updated at the switching frequency rate, the control bandwidth is
limited. Furthermore, since the duty cycle cannot exceed 0 or 1, the large-signal response speed is
limited, as shown in Fig. 1.6. Moreover, in multi-phase buck converters, there is a need to ensure
equal sharing among the phases. Therefore, sensing of individual phase inductor currents is usually
performed to achieve current sharing, to improve transient responses, and to implement overload
protection features [28,55–62].
Fig. 1.14 shows an example of current sharing control implemented in a two-phase buck
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Figure 1.14: Example of current sharing control for interleaving multi-phase buck converter
converter. In addition to a voltage control block to regulate the output voltage, each phase has
a current sharing control module to determine a proper duty cycle di, which compensates for any
mismatches between the modules. In high-current applications, inductor current sensing adds cost
and power losses.
1.3.2 Frequency Modulation of LLC Resonant Converter
Compared to multi-phase buck converter, current sharing among paralleled LLC converters
is less susceptible to parasitic variations, but is still affected by resonant tank component mismatch
[41–47]. The output voltage of LLC converter is regulated by voltage-mode control [63–65], or
combined with current-mode control [66, 67]. Instead of pulse-width-modulation (PWM) method
commonly employed in buck converters, the switching frequency is modulated while 50% duty cycle
stays the same. A drawback is that the control-to-output transfer function varies with operating
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point, and control design is generally more complicated. Another method, optimal trajectory
control, is proposed for fast transient response [68], but the output current must be sensed, which
is not favorable especially in POL applications.
1.3.3 Cell-Modulation-Regulated Architecture
In radio-frequency DC-DC power conversion applications, the approach of turning the number
of modules (or phases) on or off has been proposed, not only to improve light load efficiency but also
to facilitate output voltage regulation [4]. This cell-modulation-regulated approach is illustrated in
Fig. 1.15.
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Figure 1.15: Cell-Modulation-Regulated Architecture [4]
Each module in the system is designed to operate at one operating point at its highest
efficiency. In order to provide the required output power and to regulate the output voltage, the
controller fully turns on a certain number of modules, while fine control is accomplished by turning
one module on or off in a pulse-width-modulated (PWM) manner. For example, if each module can
supply 1 A, at 2.5 A load current, the output voltage is regulated by fully turning on two modules,
and turning on and off one module at 50% PWM duty cycle in order to provide the remaining
21
0.5 A current demand.
Such control method requires the converter modules to have quick turn-on/off feature and rel-
atively high output impedance. This architecture has been verified by experiments using hysteretic
control of one module [4, 69–74]. Fixed-frequency PWM with hysteretic override on one module is
introduced by [75]. Their approach is to derive a first-order plant transfer function of the converter,
then design a PI controller, using the PWM on/off duty cycle as control variable. However, this
method is implemented on only one module, and extensions to multiple parallel modules is not
considered. A sigma-delta modulator is suggested for multiple-module system control [4], but has
not been studied in detail.
It should be noted that a similar approach has been pursued in POL applications [76–78]
where an interleaved multi-phase buck converter is treated as a multi-level power digital to analog
converter (DAC). In this case, each buck phase is equivalent to a voltage source in series with a
low output impedance, leading to a second-order control-to-output transfer function of the system.
Despite such effective and fast control methods, the converter choice implies limitations in future
POL generations, as discussed in Section 1.2.1.3.
In summary, while the output voltage of a buck converter is regulated by pulse width modu-
lation, LLC resonant converter is usually controlled by frequency modulation. The LLC converter’s
small-signal modeling and design process are more complicated. An alternative regulation method
involves on/off control of multiple modules in parallel, each of which operates at one fixed operating
point and at highest efficiency. This architecture has single-pole dynamics and shows promise in
simple and effective controller design. Besides, it can result in good overall efficiency over wide
load range.
1.4 Proposed Topology and Control Method
Fig. 1.16 shows the active clamp LLC resonant converter proposed in this thesis for POL
applications [79]. The converter inherits advantages of the standard LLC resonant converter, in-
cluding zero voltage switching (ZVS) of primary side MOSFETs, zero current switching (ZCS)
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Figure 1.16: Active-clamp LLC resonant converter
of synchronous rectifier MOSFETs and 50% duty cycle operation of all switching devices. The
active clamp addresses the voltage oscillation across the rectifier devices caused by transformer
secondary-side leakage inductances and MOSFET output capacitances by clamping the voltage to
approximately twice the output voltage. This modification also helps reduce the output capacitor
current ripple.
The output voltage can be regulated by simple on/off control, and the converter is well suited
for a multiple-parallel-module configuration [80]. The proposed on/off control method is a good
candidate for POL applications because: (i) system modeling and compensator design are simple,
(ii) current sensing is not required, (iii) it yields fast load-step transient response, and (iv) high
frequency is maintained over wide load range.
The thesis is organized as follows. Chapter 2 explains operation and DC characteristics,
and develops a design method for the active-clamp LLC resonant converter. Chapter 3 presents
simulation and experimental results for on/off hysteretic control of one active-clamp LLC module.
The on/off control of multi-module systems is investigated in Chapter 4. Chapter 5 demonstrates
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design and testing results for a low-voltage custom CMOS IC that contains all secondary-side
power devices and their gate drivers. Conclusions and future work directions are presented in
Chapter 6.
Chapter 2
Active-Clamp LLC Resonant Converter
In this chapter, the active clamp LLC resonant converter is studied in detail. Section 2.1 ex-
plains the steady state operation of the converter. A simplified model is introduced in Section 2.2 to
assist the converter analysis, which is performed by state-plane techniques and by the fundamental
approximation in Section 2.3 and 2.4, respectively. Based on the analytical results, the converter
properties are demonstrated in Section 2.5. After the converter operation and characteristics are
analyzed, Section 2.6 presents design methods for the resonant tank elements and high-frequency
magnetic components. Experimental results and loss analysis are shown in Section 2.7. The last
section is the chapter summary.
2.1 Steady State Operation
Similar to the original LLC converter, the active clamp LLC converter always obtains zero-
voltage switching (ZVS) on the primary side when the switching frequency is higher than the
resonant frequency (above resonance). ZVS can also be obtained in some cases when the converter
operates at a switching frequency lower than the resonant frequency (below resonance). The steady
state operation of the converter in both operation regions are explained in this section.
2.1.1 Operation Above Resonance (AR)
Fig. 2.1 shows steady-state waveforms of input switching node voltage vsw, primary side
current is, voltage across resonant capacitor vCs , voltages across rectifier devices va and vb, and
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secondary-side currents i1 and i2. Three pairs of switches (Q1, Q2), (SR1, Qa) and (SR2, Qb) are
vsw
i1
t
0
Vg
t
t
t
t
i
s
0
vC s
/2Vg
vavb
0
Vc l a m p=2Vo u t
i2
Q
1
SR
1
, Q
b
Q
1
Q
2
Q
a 
, SR
2
Q
2
Q
a 
, SR
2
SR
1
, Q
b
0 ta TsTs/2
Iout/2
t
a
+T
s
/2
Figure 2.1: Typical steady-state waveforms of active clamp LLC converter in AR region
controlled by complimentary gate drive signals with dead times that are very short compared to
switching period Ts. Therefore, the dead times are neglected in the waveforms shown in Fig. 2.1,
and all devices are assumed to switch at 50% duty cycle.
The conduction paths during the first half of a switching cycle are highlighted in Fig. 2.2.
During the first interval, Q1, SR2 and Qa are on and capacitor Cclamp clamps va at twice the
output voltage Vout. This interval ends at tα, when SR2 and Qa are turned off and Qb and SR1
are turned on. Interval tα can be found, as detailed in Sections 2.3 and 2.4, so that ZCS turning
off of SR2 and ZVS turning on of SR1 and Qb are obtained. During the second interval, voltage vb
across SR2 is clamped at 2Vout. This interval ends at Ts/2 when Q1 is off and Q2 is turned on at
ZVS. The two remaining intervals are similar to the first two.
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Figure 2.2: Conduction paths of active clamp LLC converter during the first half of a switching
cycle. The converter operates in AR region.
As opposed to the standard LLC converter, the energy stored in leakage inductance Llk2
when SR2 is turned off at tα is not dissipated through oscillation, but is recycled by charging and
discharging Cclamp via Qb during one half of Ts. Similarly, the energy stored in leakage inductance
Llk2 is recycled during the other half of Ts. In addition, since Cclamp allows secondary-side resonant
currents to go through, there is significantly less current ripple on the output capacitor.
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2.1.2 Operation Below Resonance (BR)
Fig. 2.3 shows steady-state waveforms of the active clamp LLC converter when it operates
in the BR region with ZVS feature on the primary side.
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Figure 2.3: Typical steady-state waveforms of active clamp LLC converter in BR region with ZVS
on primary side
In the first subinterval, Q1, SR1 and Qb are on, and capacitor Cclamp clamps vb at twice
the output voltage Vout. This interval ends when SR1 is turned off at zero current, along with Qb
turn-off. Interval 2 follows with SR2 and Qa are on and va is clamped at 2Vout. At one half of the
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switching cycle, this interval ends with Q1 turned off and Q2 turned on at ZVS. Compared to the
AR operation, the conduction paths in the first two subintervals are swapped. Note that in this
case the ZCS-turn-off moment of SR2, tα, occurs in the last half of the switching cycle, whereas
in the AR region it happens in the first half of the switching cycle. This is explained further in
Section 2.4.
2.2 Model Simplifications
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Figure 2.4: Steps to simplify converter model
It is important to derive a simple model of the active clamp LLC converter, to assist in the
converter analysis. Fig. 2.4 illustrates steps taken to simplify the converter model. It is assumed
that two secondary side windings are identical, Llk1 = Llk2 = Llk, and that Cclamp and Cf are large
enough so that voltage ripples across them can be neglected. First, in Fig. 2.4a, the converter is
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simplified by replacing switches and capacitors by square wave voltage sources vsw, va and vb, and
a constant voltage sink Vout, respectively. Fig. 2.4b shows the next step, in which two secondary
sides are separated by splitting Vout between them [52], with the conditions
i1 = 0.5(io + ix) (2.1a)
i2 = 0.5(io − ix). (2.1b)
Note that the secondary side currents contain two components: ix delivered from primary side
and io, which is the sum of output capacitor Cf and load currents. Now the secondary sides are
moved to primary side as in Fig. 2.4c, where v1 = Vout − va and v2 = vb − Vout. From this step, a
relationship between is and ix is found,
dis
dt
= nk
dix
dt
+
vb − va
2nLm
, (2.2)
where
k = 1 +
Llk/2n
2
Lm
. (2.3)
In the last step (Fig. 2.4d), the inductors and voltage sources are replaced by an equivalent circuit
consisting of one inductor Leq in series with a Thevenin equivalent square wave voltage sink vth
that lags vsw by tα, where
Leq = Ls +
[
(Llk/2n
2)//(Lm)
]
, (2.4)
vth =
v1 + v2
2nk
=
vb − va
2nk
. (2.5)
This model applies for both transient and steady state analysis as long as voltage ripples on
vout and vclamp are small. In steady state, capacitor charge balance on Cclamp and Cf leads to:
〈i2〉tα→tα+Ts/2 = 0 , 〈io〉tα→tα+Ts/2 = Iout , (2.6)
and the relationship between is and ix becomes:
is(t) =

nkix(t) +
Vout
nLm
[
t− (tα + Ts4 )] , if tα ≤ t ≤ tα + Ts2
nkix(t)− VoutnLm
[
t− (tα + 3Ts4 )] , if tα + Ts2 ≤ t ≤ tα + Ts.
(2.7)
30
2.3 State Plane Analysis
State plane analysis has been used to study complex operations of resonant converters [81–84].
It involves a graphical method that provides good insights into the resonant tank’s behavior, and
is a helpful tool to derive the converter’s exact output characteristics. Section 2.3.1 introduces the
state plane analysis for a basic LC resonant circuit. The method is applied to the active clamp
LLC converter analysis in Section 2.3.2.
2.3.1 State Plane Analysis for a Basic LC Resonant Circuit
Fig. 2.5 shows an LC resonant circuit driven by a constant voltage source VT and a constant
current source IT .
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Figure 2.5: LC resonant circuit
This circuit has resonant frequency ω0 and characteristic impedance R0 that can be found
as:
ω0 =
1√
LC
and R0 =
√
L
C
. (2.8)
The state equations of this circuit are:
L
diL(t)
dt
= VT − vc(t) (2.9a)
C
dvC(t)
dt
= iL(t)− IT , (2.9b)
where the two states are capacitor voltage vC(t) and inductor current iL(t). Instead of solving the
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differential equations directly, the state plane method first normalizes the variables [85],
mC(t) =
vC(t)
Vbase
=
vC(t)
VT
, (2.10a)
jL(t) =
iL(t)
Ibase
=
iL(t)R0
VT
. (2.10b)
Define the angle corresponding to time t as θ = ω0t, and (2.9) becomes,
djL(θ)
dθ
= 1−mc(θ) (2.11a)
dmC(θ)
dθ
= jL(θ)− JT , (2.11b)
with JT = ITR0/VT . The solutions are of the form:
mC(θ) = 1 +A cos(θ + θ0), (2.12a)
jL(θ) = JT −A sin(θ + θ0). (2.12b)
where A and θ0 depend on the initial conditions mC(0) and iL(0). Fig. 2.6 shows the solution
plotted in the normalized state plane, forming a circle of radius A and centered at (1, JT ). The
figure also demonstrates the time-domain solution vC(t) that is projected onto the normalized
state plane. Starting from time zero, the capacitor voltage resonates around the dc solution VT as t
increases. Corresponding to that, the normalized state-plane trajectory starts at θ = 0 and rotates
counter-clockwise around its center as θ increases.
Using the trajectory’s geometry, the normalized resonant amplitude, or radius A, and the
initial phase angle θ0 can be found,
A =
√
(mc(0)− 1)2 + (jL(0)− JT )2, (2.13)
θ0 = arctan
jL(0)− JT
mc(0)− 1 . (2.14)
Finally, expressions for iL(t) and vC(t) can be easily derived from their normalized solutions in
(2.12).
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Figure 2.6: Normalized state-plane trajectory for the LC circuit in Fig. 2.5, along with the corre-
sponding capacitor voltage waveform over time
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2.3.2 State Plane Analysis for Active Clamp LLC Resonant Converter
The state-plane analysis presented in this section focuses on the steady-state operation of the
active clamp LLC converter in both AR and BR regions. Notations of all the variables used in this
section and their normalized values are summarized in Table 2.1.
Table 2.1: Notation of variables and their normalized values
Variable Normalized variable Explanation
fs F switching frequency
Vout Mout output voltage
Vout/nk M¯ variable definition
Iout Jout output current
nkIout J¯ variable definition
veq meq equivalent voltage in simplified model (Fig. 2.7)
vCs mCs absolute ac value of vCs at the beginning of subinterval 1
V2 M2 absolute ac value of vCs at the beginning of subinterval 2
is js resonant current on primary side
ix jx current transfered from primary to secondary side
I1 J1 absolute value of is at the beginning of subinterval 1
I2 J2 value of is at the beginning of subinterval 2
tα α time (or angle) when SR2 is turned off at ZCS,
equal to duration of sub-interval 1 and 3 in AR operation
tβ β duration of sub-interval 2 and 4 in AR operation
tγ γ duration of sub-interval 1 and 3 in BR operation
tϕ ϕ time lag between input switching node voltage vsw and
resonant current is
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2.3.2.1 Above Resonance
The converter’s simplified model in Fig. 2.4d is rearranged into an equivalent Leq-Cs resonant
circuit shown in Fig. 2.7, with the equivalent inductance Leq found in (2.4). Fig. 2.7 also shows
detailed waveforms with instantaneous values of the equivalent voltage veq that drives the resonant
circuit, the inductor current is and capacitor voltage vCs over one switching cycle in steady state.
This resonant circuit is similar to the one analyzed in Section 2.3.1, except for the drive voltage
changing over four different subintervals. Note that because there is no current drive in this case,
the resonant current is has no dc component. On the other hand, the voltage vCs resonates around
a dc solution of Vg/2, which is the average value of the drive voltage veq.
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Figure 2.7: Active clamp LLC converter’s equivalent circuit and detailed steady-state waveforms
when the converter operates in AR region
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For the active clamp LLC converter, the same method of Section 2.3.1 can be conveniently
applied in four different sub-intervals in order to construct the normalized state-plane trajectory
during one switching cycle. The first step is to normalize all the voltages, currents and switching
frequency,
m = v/Vbase, j = i/Ibase, F = fs/f0, (2.15)
where the base values are
Vbase = Vg, Ibase = Vbase
√
Cs/Leq, f0 = ω0/2pi = 1/2pi
√
LeqCs. (2.16)
In addition, the time intervals shown in Fig. 2.7 become angles, α = ω0tα and β = ω0tβ. Note that
half of a switching cycle corresponds to an angle of pi/F and the relationship between α and β is:
α = pi/F − β. (2.17)
Since the output voltage is reflected to the primary side as discussed in Section 2.2, it is convenient
to define two additional variables for normalized output voltage and current:
M¯ = Mout/nk, J¯ = nkJout, (2.18)
where k is defined by (2.3).
Fig. 2.8 demonstrates how the state-plane trajectory is constructed, showing the relationship
between normalized inductor current js and normalized capacitor voltage mCs in steady state.
During the first sub-interval, the trajectory follows a circular arc centering at (1 + M, 0). It
begins at θ = 0 with the initial point (0.5 −M1,−J1), and ends at θ = α with the second point
(0.5−M2, J2). Starting at the end point of the first interval, the second interval trajectory rotates
around a center at (1 −M, 0) until reaching the point (0.5 + M1, J1) at one half of the switching
cycle. In the last half, the remaining trajectory contains two arcs centering at (−M, 0) and (M, 0),
respectively. All the four arcs form a closed trajectory in steady state as shown in Fig. 2.8d.
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Figure 2.8: Steps to plot normalized steady-state inductor current js vs. capacitor voltage mCs on
state plane. Converter operates at AR.
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A set of equations are derived based on the geometry of the state-plane trajectory:
M1 = 2M2M (2.19a)
J21 = J
2
2 +M2(1 +M2)
(
1− 4M2
)
(2.19b)
sin
(α
2
)
=
1
2
√
(J1 + J2)2 + (M1 −M2)2
J22 + (0.5 +M2 +M)
2
(2.19c)
sin
( pi
2F
− α
2
)
=
1
2
√
(J1 − J2)2 + (M1 +M2)2
J22 + (0.5 +M2 −M)2
(2.19d)
In order to obtain ZVS on the primary side, the resonant current at θ = 0 has to be negative, which
yields the ZVS condition:
J1 > 0 (2.20)
Note that the simplified LC equivalent circuit in Fig. 2.7 only assists the analysis of the input-side
resonant current and voltage. The relationship between input and output-side currents from (2.1)
and (2.7) should be included to fully model the converter’s dc characteristics.
The next step is to derive another important equation using capacitor’s charge arguments [85].
By averaging the currents in (2.1) and (2.7) from tα to tα + Ts/2, and by applying the capacitor
charge balance in (2.6), relationships between the resonant currents and the output current are
found:
〈ix〉tα→tα+Ts/2 = Iout (2.21a)
〈is〉tα→tα+Ts/2 = nkIout. (2.21b)
The primary-side average current 〈is〉tα→tα+Ts/2 contributes to a total charge of the resonant ca-
pacitor Cs between tα and tα + Ts/2:
q =
∫ tα+Ts/2
tα
isdt = 0.5Ts 〈is〉tα→tα+Ts/2 . (2.22)
This charge q is shown in Fig. 2.7 as the total area under the is curve. Besides, q relates to Cs’s
instantaneous voltages as follows,
q = Cs [vCs(tα + Ts/2)− vCs(tα)] = 2CsV2. (2.23)
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Combining (2.21b), (2.22) and (2.22) yields V2 = (nkIoutTs)/(4Cs), and its normalized form is:
M2 =
pi
2F
J. (2.24)
The last step is to find the condition for ZCS on the secondary side. The synchronous rectifier
SR2 behaves like a diode if it is turned off at zero current when t = tα. Setting i2 in (2.1) to zero
results in ix(tα) = io(tα). Ideally, the clamp capacitor filters most of the ac component of the
secondary-side resonant currents, and current io has insignificant ripple that can be neglected.
Assume io = Iout and combine with (2.7), ZCS turn-off on secondary side requires:
ix(tα) = Iout (2.25a)
is(tα) = nkIout − Ts
4nLm
Vout. (2.25b)
Given is(tα) = I2, the normalized form of (2.25b) is:
J2 = J¯ −
( pi
2F
)(
k
Leq
Lm
)
M¯. (2.26)
The set of equations (2.19), (2.20), (2.24) and (2.26) are solved numerically to find an exact
solution for the converter dc output characteristics. Details for the output characteristics are
presented in Section 2.5.1.
2.3.2.2 Below Resonance
The same procedure is applied to the converter steady state operation in the BR region.
Fig. 2.9 shows current and voltage waveforms of the equivalent Leq-Cs circuit, with details of the
instantaneous values and subinterval durations. A new variable tγ is introduced as the duration of
subinterval 1 and 3. It relates to the time tα when SR2 is turned off at ZVS by: tγ = tα − Ts/2,
which has the normalized form of:
γ = α− pi
F
. (2.27)
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Figure 2.9: Active clamp LLC converter’s equivalent circuit and detailed steady-state waveforms
when the converter operates at BR with ZVS on primary side.
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Following the same steps as in the AR operation, the state plane trajectory of normalized
primary-side resonant current js and normalized capacitor voltage mCs is plotted in Fig. 2.10.
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Figure 2.10: State plane trajectory of normalized resonant current js vs. normalized capacitor
voltage mCs in BR operation
From the trajectory geometry, capacitor charge arguments, ZVS and ZCS conditions, a set
of equations are derived for the BR steady-state operation:
J1 ≥ 0 (2.28a)
J2 = −J¯ +
( pi
2F
)(
k
Leq
Lm
)
M¯ (2.28b)
M2 =
pi
2F
J¯ (2.28c)
M1 = 2M2M (2.28d)
J21 = J
2
2 −M2(1−M2)
(
1− 4M2
)
(2.28e)
sin
(γ
2
)
=
1
2
√
(J1 + J2)2 + (M1 +M2)2
J22 + (0.5−M2 −M)2
(2.28f)
sin
( pi
2F
− γ
2
)
=
1
2
√
(J1 − J2)2 + (M1 −M2)2
J22 + (0.5−M2 +M)2
. (2.28g)
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2.4 Sinusoidal Approximation
As discussed in Section 2.3, state plane analysis is a useful tool to study the detailed behavior
of a resonant converter during each switching cycle. However, because the exact output charac-
teristics cannot be solved explicitly without computer aids, it limits the intuitive understanding of
how circuit parameters affect the dc output voltage and current. This section applies the sinusoidal
approximation, an alternative analytical method to help derive the dc solution explicitly.
In Fig. 2.11, the Leq−Cs equivalent circuit is excited by two square wave voltages vsw and vth
that are phase shifted by ωstα, where ωs is the angular switching frequency. When the switching
frequency fs is close to the resonant frequency f0, the LC tank resonates with approximately
sinusoidal waveforms at frequency fs. In this case, the two voltages can be approximated as their
fundamental components [86–89]:
vsw(t) ≈ vsw1(t) = 2Vg
pi
sin(ωst), (2.29a)
vth(t) ≈ vth1(t) = 4Vout
pink
sin(ωst− ωstα). (2.29b)
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Figure 2.11: Demonstration of sinusoidal approximation for Leq − Cs equivalent circuit
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From this point, the circuit can be analyzed using traditional phasor techniques [90]. In this
technique, a sinusoidal function x(t) = X cos(ωt + φ) is represented by a phasor vector x˜ with
magnitude X and angle φ. The relationship between the sinusoidal currents and voltages can be
conveniently found using vector calculations.
By choosing the switching node voltage vsw as the referenced zero-phase vector, the phasor
diagram is plotted in Fig. 2.12 for vsw, Thevenin voltage vth, the equivalent voltage veq = vsw −
vth, and primary-side current is, where the vector magnitudes Vsw1, Vth1, Veq1 and Vs1 are their
corresponding sinusoidal amplitudes.
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Figure 2.12: Phasor diagrams for: (a) AR operation and (b) BR operation
The total supply voltage veq and primary-side resonant current is are expressed in the angular
notation as follows,
v˜eq =
(
2Vg
pi
)
∠0−
(
4Vout
pink
)
∠− (ωstα), (2.30a)
i˜s =
(
2Vg
piZ
)
∠− pi/2−
(
4Vout
pinkZ
)
∠− (ωstα + pi/2), (2.30b)
where the impedance Z is:
Z = ωsLeq − 1
ωsCs
. (2.31)
The calculations apply for both AR and BR operations. AR operation means the impedance is
inductive (Z > 0) and is lags veq by pi/2. The impedance becomes capacitive (Z < 0) in BR
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operation and is leads veq by pi/2. To obtain ZVS on the primary side, the resonant current
is should lag the switching-node voltage vsw by a phase of ωstϕ1. According to the diagram in
Fig. 2.12, this requires the phasor vectors i˜s1 to be located in the fourth quadrant, while v˜eq1 is in
quadrants I and III, for AR and BR operation, respectively. This means that an approximate ZVS
condition can be found as:
ZVS:

Vg ≥ 2Voutnk cos(ωstα) for AR
Vg ≤ 2Voutnk cos(ωstα) for BR
(2.32)
Based on the calculation in (2.30b), the resonant current is expressed in time domain,
is(t) =
2Vg
piZ
sin
(
ωst− pi
2
)
− 4Vout
pinkZ
sin
(
ωst− ωstα − pi
2
)
(2.33)
By combining (2.33) with the relationship between the output current and average primary-side
resonant current over one half of a switching cycle in (2.21b), the output current is found:
Iout =
4Vg
pi2nkZ
sin(ωstα). (2.34)
This is a useful formula to estimate the timing control parameter tα in order to obtain a desired
output current. It also explains why 0 ≤ tα ≤ Ts/2 in AR region and Ts/2 ≤ tα ≤ Ts in BR region.
Furthermore, by applying the sinusoidal approximation of is in (2.33), the condition for ZCS on
secondary in (2.25b) becomes:(
4
pinkZ
+
pi
2nZm
)
Vout = nkIout +
2Vg
piZ
cos(ωstα)
=
4Vg
pi2Z
(
sin(ωstα) +
pi
2
cos(ωstα)
)
, (2.35)
where Zm = ωsLm. The results in (2.34) and (2.35) provide an insight into how output current
and voltage depend on the circuit parameters. Further derivations from the two equations proves
that maximum power point (MPP) always occurs at:
ωstα =

61.2◦ for AR
331.2◦ for BR
(2.36)
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The fundamental analysis also helps to estimate the root-mean-square (RMS) currents of the
converter. The primary-side RMS current can be easily derived from (2.33). On the secondary
side, the current ix transferred from primary side is approximated as a sinusoidal function:
ix ≈ Ix1sin(ωst− ϕx1). (2.37)
Applying this approximation to (2.21a) and (2.25a), the amplitude and phase of ix are derived:
Ix1 =
√
1 +
pi2
4
Iout = 1.86Iout, (2.38a)
ϕx1 = ωstα − arcsin 1√
1 + pi
2
4
. (2.38b)
Consequently, the RMS currents on each secondary side, synchronous switch and clamp switch are
found to be relatively low and linearly dependent on the output current:
Irms,sec = 0.83Iout (2.39a)
Irms,SR = 0.77Iout (2.39b)
Irms,Qa,b = 0.30Iout. (2.39c)
2.5 Converter Properties
This section studies the active clamp LLC resonant converter’s properties in steady state,
using the two methods developed in the previous sections - state plane analysis and sinusoidal
approximation. To illustrate the converter properties, all the plots are generated using the following
circuit parameters: 24 V input voltage, 11.6 nF resonant capacitor, 3.14 µH resonant inductance,
transformer with turn ratio 5:2:2, 6.9 µH magnetizing inductance, and 320 nH leakage inductance
on the secondary side. Section 2.5.1 analyzes the dc characteristics of the converter, given the
rectifier devices behaving like ideal diodes and turning off at zero current. A comparison between
the two analytical methods is also discussed. Section 2.5.2 demonstrates that the converter behaves
approximately like a current source when it is not constrained by exact ZCS requirement on the
secondary side.
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2.5.1 Dc Characteristics
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Figure 2.13: Prediction of (a) tα, (b) RMS currents, and output characteristic for (c) output voltage
vs. current, (d) output power vs. current, obtained by state plane analysis (black), sinusoidal
approximation (blue) and experiment (circles)
Fig. 2.13 shows the converter output characteristic and prediction of tα and RMS currents in
AR operation (normalized frequency F = 1.36). With the aid of (2.34), one can see that depending
on the control parameter tα, the converter has the capability to generate up to an approximately
maximum current of (4Vg)/(pi
2nkZ). Corresponding to each output current within that range, there
is a single solution for tα ≤ Ts/4. Although the solution for tα ≥ Ts/4 exists, it is not preferred
because of more circulating current on the primary side, resulting in a higher RMS current, as
shown in Fig. 2.13b. In terms of the output characteristics, Fig. 2.13c shows that for each output
current and its corresponding time control tα, there is a unique output voltage to guarantee ZCS
of synchronous switches SR1 and SR2, as predicted in (2.35). Based on the plot of output power
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Pout vs. output current Iout in Fig. 2.13d, it is desired to operate the converter at tα ≤ Ts/4 in
order to obtain more possible output power, especially near the maximum power point (MPP).
Fig. 2.13 also compares the results obtained by sinusoidal approximation and state plane
analysis. The derivation of output current in (2.34) involves averaging the approximated sinusoidal
resonant current over half of a switching cycle. Over this time period, the average value of current
harmonics at higher frequencies is zero, thus has insignificant effect on the average value of the
fundamental component. This averaging process explains why the approximation method well
predicts the relationship between the time control variable tα and output current Iout. On the
other hand, in finding the output voltage that meets ZCS requirement, the constraint in (2.25b) is
applied for the instantaneous value of the resonant current’s fundamental component at tα. Due
to effects of the resonant current’s extra harmonics, this leads to a less accurate result compared
to the state plane analysis. For example, at the MPP the sinusoidal approximation predicts the
output voltage about 12% higher than the state plane analysis. However, it predicts tα and Iout
very well (within 3%), and is therefore useful in the design of resonant tank elements.
Fig. 2.14 shows the converter output characteristic at different normalized frequencies F
in the AR operation region. The converter supplies more current when the switching frequency
is closer to the resonant frequency, as predicted by the output current approximation in (2.34).
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Moreover, at the same output current, the output voltage that guarantees ZCS condition for the
rectifiers SR1 and SR2 is higher at a lower switching frequency.
2.5.2 Current Source Behavior
This section studies the converter behavior when the ZCS constraint is removed. In other
words, the rectifier devices SR1 and SR2 do not need to turn off at zero current like ideal diodes.
Calculations based on sinusoidal approximation suggest that the output current is a function of
the input voltage, time control variable tα and resonant circuit components, but is independent
of the output voltage. The relationship between the output current and output voltage shown in
Fig. 2.13c only applies when ZCS is required. Fig. 2.15 plots the output current at different output
voltages while the input voltage and time variable tα stay the same. The state plane method
agrees with sinusoidal approximation about the output current’s independence on output voltage.
This means the active clamp LLC converter behaves similarly to a constant current source, which
makes it suitable for the on/off control method in a multi-parallel-module system introduced in
Section 1.3.3.
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Figure 2.15: Output current vs. output voltage at the same tα = 186 ns
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Although the converter can supply the same current at different output voltages, it is preferred
to operate at the optimal output voltage that satisfies ZCS for a better efficiency. In the AR region,
a lower output voltage causes the rectifier devices to turn off at a positive current, resulting in
losses associated with body diode reverse recovery. Operating at an output voltage higher than the
optimal value results in higher RMS currents, as shown in Fig. 2.16, which causes higher conduction
losses.
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Figure 2.16: Converter waveforms at the optimal output voltage satisfying ZCS (black), and at a
higher output voltage causing the rectifier devices to turn off at negative current (blue)
2.6 Converter Design
After the analytical methods are developed and the converter characteristics are analyzed,
the next step is to design the converter. Section 2.6.1 explains how to select the resonant tank
elements, given certain power and voltage requirements. The magnetics design considerations are
presented in Section 2.6.2.
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2.6.1 Resonant Tank Elements
The design specifications include input voltage Vg, output voltage Vout, output current Iout
and switching frequency fs. Using sinusoidal approximation at MPP in the AR operation, the
values of n, k, and F need to be chosen in order to find the tank elements. Recall that n is the
transformer turn ratio in the form 1 : n and the two parameters k and F are defined as:
k = 1 +
Llk
2n2Lm
,
F = 2pifs
√
LeqCs,
where Leq = Ls +
[(
Llk/2n
2
)
//Lm
]
. The design approach is summarized in Table 2.2.
Table 2.2: Tank element design steps
Step To do Equations Note
1 Choose n Lm =
[
Vg
fsIout
]
/
[
7.45n
(
nk
Vg
Vout
− 1.92
)]
nk ≥ 1.92Vout/Vg
and k Llk = 2n
2Lm(k − 1) Higher nk → higher
I2s,rms = 1.61I
2
out
(
nk − 0.96VoutVg
)2
+ pi
2
2
(
IoutVout
Vg
)2
Is,rms
2 Choose F Cs = 0.45nk
(
F 2 − 1) IoutfsVg Increase F → increase
Ls =
F 2
4pi2f2sCs
− [(Llk/2n2) //Lm] Cs and decrease Ls
As an example, for a module operating near MPP with Vg = 24 V, Vout = 3.3 V, Iout = 1.52 A
and fs = 1 MHz, one practical design option is as follows:
• Step 1: Choose n = 0.4 and k = 1.15 to satisfy the condition nk ≥ 0.275, which then gives
Lm = 3.7 µH and Llk = 180 nH. Note that a higher value of nk means a higher primary-side
RMS current Is,rms. However, if a significant leakage inductance on transformer’s secondary
side is expected, an nk value has to be large enough to obtain such leakage inductance.
• Step 2: Choose F = 1.4, which then results in Cs = 12.5 nF and Ls = 3.5 µH. Note that
increasing F increases Cs and decreases Ls.
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• Step 3 - verification: With the calculated parameters, state plane analysis shows that MPP
occurs at 1.52 A and 2.93 V output. The output voltage is somewhat away from the target
value. Therefore, steps 1 and 2 are redone with Vout set about 12% higher in the expressions
obtained based on sinusoidal approximation.
Finally, the tank elements are chosen to be: Lm = 6.2 µH, Llk = 300 nH, Ls = 3.2 µH and
Cs = 12.5 nF, resulting in (3.3 V, 1.6 A) operating point near MPP. The verification steps for the
first reiteration and the final design are demonstrated in Fig. 2.17.
1.2 1.4 1.6 1.8 
0 
1 
2 
3 
4 
1.2 1.4 1.6 1.8 
0 
1 
2 
3 
4 
5 
V
o
u
t (
V
) 
P
o
u
t (
W
) 
Iout (A) 
(1.52A, 3.3V) 
(1.52A, 2.93V) 
0.9 1.2 1.5 1.8 
0 
1 
2 
3 
4 
5 
0.9 1.2 1.5 1.8 
0 
1 
2 
3 
4 
5 
6 
V
o
u
t (
V
) 
P
o
u
t (
W
) 
Iout (A) 
(1.6A, 3.3V) 
(a) First iteration  (b) Final iteration  
Figure 2.17: Verification step in selecting tank elements: (a) first iteration and (b) final design.
State plane analysis is shown in black and sinusoidal approximation is in blue.
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2.6.2 Magnetic Components
2.6.2.1 High-frequency Magnetics Design Considerations
The procedures to design inductors and transformers using solid wires have been well de-
veloped with details explained in [5]. For high-frequency magnetics, one needs to pay additional
attentions to: (i) ac copper loss caused by skin and proximity effects, and (ii) core loss associ-
ated with non-sinusoidal excitation. The considerations for high-frequency magnetics design are
discussed as follows.
Review of Ac Copper Loss: At low frequency, the copper loss in a winding is mainly
caused by its dc resistance. When the frequency increases, additional loss occurs because of two
mechanisms related to eddy currents in the conductor: skin effect and proximity effect [5,91]. These
effects are illustrated in Fig. 2.18.
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(b) EE1805 Planar Core Figure 2.18: (a) Skin effect and (b) proximity effect in two adjacent copper foil conductors [5]
As shown in Fig. 2.18a, when a sinusoidal current i(t) flows through a solid conductor, it
induces an ac flux Φ(t), which in turn induces eddy currents flowing in a direction that tends to
oppose the flux change. Because of the eddy currents, current density ρ is unevenly distributed:
starting very small inside the conductor, and increasing exponentially when it comes closer to the
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conductor surface. This exponential function has a characteristic length δ defined as the penetration
depth or skin depth:
δ =
√
ρ
piµf
, (2.40)
where f is the frequency of the sinusoidal current, the permeability µ of copper is equal to µ0 =
4pi × 10−7 H/m, and the resistivity ρ of copper is 2.3 × 10−6 Ω.cm at 100◦ C. At high frequency,
the skin effect causes the current to concentrate near the surface of a large wire, therefore increases
the wire resistance and the total copper loss.
In a multi-layer winding, a conductor’s ac current can induce additional currents in an ad-
jacent conductor. This mechanism is called proximity effect, causing uneven current distribution
in large conductors, which consequently generates extra copper loss. A simple example is demon-
strated in Fig. 2.18b. Two copper foil conductors are placed close to each other - one carries a
high frequency ac current and the other is open circuit. The ac current i in conductor 1 induces
an ac flux Φ(t) that attempts to penetrate into inductor 2. A current is induced on the left side of
conductor 2 to oppose against this flux change. If the flux penetration depth is much smaller than
the foil width h, this induced current has a value of −i. Because the total current in conductor
2 is zero, a current of +i must exist on the other side of the foil. For more complicated winding
structures, the proximity loss can be analyzed using the finite element method, which is available
in softwares such as Finite Element Method Magnetics (FEMM) [92].
Wire Selection: The skin effect has to be considered when determining the wire size,
especially for the active clamp LLC converter prototype operating at relatively high frequency
(e.g. 1 MHz or above). At 1 MHz, the ratio between the skin depth at 100◦C and a round
wire’s diameter is very small for AWG#18: δ/d = 0.07. This ratio becomes more reasonable for
AWG#46: δ/d = 1.9. There are two possible wire options to minimize the skin effect: (i) Litz
wire containing multiple insulated thin strands that are twisted or woven together, and (ii) thin
PCB copper traces for planar magnetics. The Litz wire design is generally complicated because
it includes the calculation of proximity loss among the strands, which may overcome the benefits
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of skin effect reduction obtained by using smaller wire strands [93, 94]. In the scope of this work,
the traditional magnetics design process is used to determine the size of a solid wire, taking into
account more winding space for insulation. The number of Litz wire strands is then calculated
to obtain an equivalent conduction area. The proximity effect in both Litz wire and PCB trace
windings is evaluated by FEMM to verify that the total copper loss is within a practical value [92].
Review of Core Loss: When a sinusoidal current flows in a magnetic component’s wind-
ing, the core loss per volume can be calculated by [95]:
Pv = kf
α(∆B)β, (2.41)
where f is the sinusoidal excitation frequency, ∆B is the peak flux density, k, α and β are the
parameters associated with the core material. These parameters are extracted by curve-fitting
(2.41), usually called Steinmetz equation, to the manufacturer’s core loss data. Given a periodical
voltage v1(t) across a transformer or inductor winding of n1 turns, the peak ac flux is:
∆B =
∫
positive v1
v1(t)dt
2n1Ac
, (2.42)
where Ac is the core cross-sectional area, and the integration is applied during the positive portion
of the voltage. In the active clamp LLC converter, the voltages across the resonant inductor and
the transformer primary-side are non-sinusoidal as illustrated in Fig. 2.19. A different approach is
needed to calculate the core loss in this case.
A modification is suggested by introducing the term dB/dt to the original Steinmetz equa-
tion [96]. However, a continuous change of parameters in the flux density waveform results in a
discontinuous change in the loss function, which is undesirable. This is also related to a mismatch
between this modified Steinmetz equation (MSE) and measured data [97]. A different method -
generalized Steinmetz equation (GSE) is developed by assuming that the core loss is a function of
both dB/dt and the instantaneous value of the flux density B(t). The limitation of this approach
is that it oversimplifies the time-history of the flux waveform’s effect to the core loss. To address
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Figure 2.19: Waveforms of voltage vLs across resonant inductance and voltage vLm across trans-
former primary side when the converter operates in AR
this limitation, the improve GSE (iGSE) or natural Steinmetz equation (NSE) is proposed [98,99]:
Pv = (∆B)
β−αkN
T
∫ T
0
∣∣∣∣dBdt
∣∣∣∣α dt, (2.43)
where T is the operating period, and the coefficient kN is chosen to make this equation consistent
with the the Steinmetz equation:
kN =
k
(2pi)α−1
∫ 2pi
0 | cos θ|αdθ
. (2.44)
This approach is proved to be more accurate than the MSE or GSE. For the active clamp LLC
converter, the core losses of both resonant inductor and transformer is calculated based on the
iGSE:
Pv =
kN
(4fs)β−α(n1Ac)β
(|v1|avg)β−α (|v1|α)avg , (2.45)
where n1 is the number of turn and v1 is the voltage across a winding. The average values over
one switching period of |v1| and |v1|α can be obtained conveniently by circuit simulation tools like
Spice. Note that the core loss is reduced by increasing the number of turns, at the cost of increased
copper loss.
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Core Selection: The L material from Magnetics Inc is chosen for its low core loss and
optimum frequency range from 0.5 to 3 MHz. Table 2.3 lists the material parameters useful for the
magnetics design.
Table 2.3: Parameters of L material
Property Symbol Condition Value
Initial permeability µi 25
◦C; ≤10 kHz; ≤0.5 mT 900±25%
Maximum flux density Bmax 100
◦C 370 mT
Coefficients for Steinmetz equation 1-3 MHz
α 3.00
β 2.24
k 4.54×10−10
Corresponding to the wire selection, two different cores are chosen for both inductor and
transformer designs: (i) PQ20/20 core for Litz-wire winding, and (ii) EE1805 core for planar
magnetics. The core parameters can be found in Table 2.4. Two active clamp LLC prototypes are
built based on these two magnetics options, and the design details are described in the following
sections.
Table 2.4: Core parameters
Core PQ20/20 EE1805
Winding area (mm2) 38.4 20
Cross sectional area (mm2) 62.6 40.1
Magnetic path length (mm) 45.7 24.2
Core volume (mm3) 2850 972
2.6.2.2 Inductor Design
As discussed in the previous section, there is a trade-off between copper and core loss. In-
creasing the number of turns helps reduce the core loss but adds extra conductor length, which
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Figure 2.20: Inductor loss vs. number of turns, using (a) PQ20/20 core and (b) EE1805 planar
core
causes more copper loss. Fig. 2.20 plots the core loss, dc and ac copper loss, and total magnetics
loss at different number of turns for both PQ20/20 core and EE1805 planar core. For each case,
the optimum number of turns is chosen to obtain the minimum total loss. Note that a smaller
core results in a larger magnetics loss. The comparison between two designs using these cores is
discussed further in Section 2.7. The winding configurations for both inductor designs are described
in Table. 2.5.
Table 2.5: Two inductor designs using PQ and planar EE cores
Core PQ20/20 EE1805
Wire Litz wire, PCB traces,
450 AWG#46 trands four 1-Oz Cu layers
Number of turns 8 6
Air gap1 (mm) 1.81 0.31
Inductance (µH) 3.04 3.80
1 The gap inserted in the middle of each core leg
The layer arrangement and PCB layouts for the planar inductor are included in Appendix A.
57
Although a maximum of eight copper layers is available, only four most outer layers are utilized to
reduce copper loss caused by the fringing flux around the air gap [100–102]. This loss mechanism
is demonstrated in Fig. 2.21 and is explained as follows. When there is no air gap, the magnetic
flux is enclosed within the core volume. In order to obtain a lower desired inductance, an air gap
is inserted in between two halves of the core. Around the air gap region, however, the magnetic
flux finds a lower reluctance path to flow and some of the magnetic flux lines expand further into
the winding window, as illustrated in Fig. 2.21. In this figure, each layer contains six turns of
windings, and eight of them are connected in parallel. At a low frequency, paralleling more layers
reduces the total dc resistance, thus helps reduce the dc copper loss. However, at a high frequency
the fringing flux induces eddy currents in the conductors nearby. This causes significantly higher
current density in those conductors compared to the other ones, resulting in a higher total copper
loss. As an example, if the four middle layers were used in the planar inductor designed in this
section, the total copper loss would increase by 54 mW, or 63%. This is well-known for planar
magnetics, where the core’s height is smaller than other core geometries, and copper loss related
to fringing flux is more sensitive to the air gap length.
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Density Plot: |J|, MA/m^2
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Figure 2.21: Fringing effect demonstrated by FEMM simulation of flux line and current density in
a planar inductor. The winding consists of eight 1-Oz copper layers in parallel, each has six turns
of winding.
59
2.6.2.3 Transformer Design
In transformer design, the secondary-side windings conduct higher RMS current and high
copper loss is expected. The minimum possible number of turns are required to minimize this
loss. The turn ratio of 1:0.4:0.4 is realized by five turns in the primary winding and two turns in
each of the secondary windings. Table 2.6 describes the final transformer designs along with their
measured inductances.
Table 2.6: Two transformer designs using PQ and planar EE cores
Core PQ20/20 EE1805
Wire AWG#46-strand Litz wire 1-Oz Cu PCB traces
Primary side 360 strands four layers
Each secondary side 665 strands two layers
Number of turns 5:2:2 5:2:2
Air gap (µm) 130 80
Inductance
Magnetizing (µH) 6.90 7.15
Primary-side leakage (nH) 100 50
Each secondary-side leakage (nH) 320 46
Note that in the PQ-core transformer, the secondary-side leakage inductance includes the
current measurement loop. The planar transformer requires a small air gap of 80µm. Therefore,
the fringing flux has less effect on the total copper loss, and the maximum number of eight layers
is used. Details of layer arrangement and PCB layouts for the planer transformer can be found in
Appendix A.
2.7 Experimental Results
Two 1 MHz, 24 V-to-3.3 V, 6 W prototypes are built based on the two magnetics designs in
the previous section. Prototype 1 uses PQ magnetic core with high transformer’s secondary-side
leakage inductance, including current measurement loops, to verify the converter operation and
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analytical model. Prototype 2, as shown in Fig. 2.22, uses planar magnetics to reduce magnetics
size and leakage inductance. Resonant tank values and device part numbers for each prototype are
listed in Table 2.7.
Figure 2.22: 1 MHz, 24 V-to-3.3 V, 6 W prototype 2 board using planar magnetics
Table 2.7: Prototype components list
Prototype 1 Prototype 2
Q1, Q2 CSD17313Q2
SR1,2, Qa,b CSD16301Q2
Gate drivers EL7104
n 0.4
Cf (µF) 2.0
Cclamp (µF) 2.0
Cs (nF) 11.6 12.42
Ls (µH) 3.14 3.85
Lm (µH) 6.90 7.15
Llk (nH) 320 46
Magnetic core 0L42020UG CL41805EC
Fig. 2.23 shows the experimental waveforms of the the prototype 1 using PQ cores. It
demonstrates the benefits of active clamp LLC converter: 50% duty cycle operation of all switches,
ZVS on primary side, ZCS on secondary side, and va and vb clamped to twice the output voltage.
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vsw (25V/div) 
is (2A/div) 
va (5V/div) 
i1, i2 (2A/div) 
vout, ripple (0.25V/div) 
vclamp, ripple (0.5V/div) 
vsw (20V/div) 
is (1.5V/div) 
va ,vb (5V/div) 
i1, i2 (1A/div) 
vsw (20V/div) 
va ,vb with active clamp 
va ,vb without clamping (5V/div)  
Figure 2.23: Experimental waveforms of the 1 MHz, 24 V-to-3.3 V, 5.7 W prototype 1 using PQ
cores, shown at time scale of 200 ns/div
Compared to the ideal waveforms shown in Fig. 2.1, small sharp transitions can be observed in the
secondary-side currents at tα. These current glitches are due to the fact that when SR1 or SR2 is
turned off at zero current, it pulls more current to charge its drain-to-source capacitor from both
output capacitor Cf and the other secondary winding current. It has been verified that the glitches
do not affect the converter efficiency significantly, which is 92.6% at full load. Experiments with the
prototype 1 also validates the analytical model developed in Section 2.4 and 2.3. Referring back to
Fig. 2.13, it can be observed that the converter theoretical output characteristics and predictions
of tα and RMS currents match well with experimental data. In Fig. 2.15, experiments verify that
the converter behaves approximately like a current source, which supplies the same output current
at different output voltage values. Compared with theoretical predictions, there is higher loss at
higher output voltages, which results in a slight drop in output current.
The second prototype is built using planar magnetics, with a smaller size and lower trans-
former secondary-side leakage inductance. At a similar maximum output power, there is a trade-off
between the size and losses of magnetic components: compared to the prototype with PQ cores, a
reduction of core volume by a factor of 3 and core height by a factor of 2.5 results in an efficiency
drop of about 2%. The reduction of magnetics size is especially important when there are multi-
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ple modules in parallel. Therefore, planar magnetics are more suitable for multi-module system
implementation, which is discussed in Chapter 4.
Loss Breakdown:
For both prototypes, component losses are calculated using the methods summarized in Table. 2.8.
Table 2.8: Summary of loss calculation methods
Type Method Explanations
Magnetics loss
Core loss Improved generalized Refer to Eq. (2.45), (2.44)
Steinmetz equation
Copper loss Finite element analysis Available in softwares such as FEMM [92]
Conduction loss Pcond = I
2
RMSRpar IRMS : RMS current
Rpar: parasitic resistance of MOSFETs,
resonant capacitor’s ESR or PCB trace
Switching loss [26] Idrv =
VPL
Rdrv+Rg
Idrv: gate driver current, assumed constant
(at MOSFET VPL: plateu voltage in gate charge curve
turn-off) Rdrv: gate driver output resistance
Rg: MOSFET’s gate resistance
tsw =
Qgd+Qgs−Qg(th)
Idrv
tsw: switching loss duration
Qgd: gate charge - gate to drain
Qgs: gate charge - gate to source
Qg(th): gate charge at threshold voltage
Psw = 0.5VswIswtswfs Isw: device current right before turn-off
Vsw: drain-to-source voltage after turn-off
Gate driver loss Pdrv = QgVdrvfs Vdrv: voltage supply for gate drivers
Qg: MOSFET’s total gate charge
Since the converter features ZVS turn-on of all devices and ZCS turn-off of the rectifier devices,
the majority of switching loss occurs when Q1, Q2, Qa and Qb are turned off at non-zero cur-
rent. The switching loss derivations, along with device parameters can be found in Appendix. B.
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Fig. 2.24 compares the loss breakdown of both prototypes. While the loss (mostly conduction loss)
of secondary-side MOSFETs dominates in prototype 1, the magnetics loss, which is twice as large
compared to prototype 1, dominates in prototype 2. Note that the measured and calculated losses
do not take into account the gate driver loss, which is estimated to be 61 mW.
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Figure 2.24: Loss break-down for prototype 1 using PQ cores and prototype 2 using planar mag-
netics
2.8 Summary
This chapter studies the steady-state operations and characteristics of the active clamp LLC
resonant converter, which is proposed to address the voltage oscillation across rectifier devices in
the traditional LLC converter. In the proposed converter, the voltage stress on the secondary-side
devices is limited to twice the output voltage. In combination with LLC converter advantages,
including primary-side ZVS, secondary-side ZCS and 50% duty-cycle operation, this makes the
converter suitable for single or multi-module high-frequency high step-down low-voltage point-
of-load applications where secondary side MOSFETs and control circuitry can be integrated in
a low-voltage CMOS process. The modeling and design approaches are presented, based on a
combination of state-plane and sinusoidal approximation techniques. Two 1 MHz, 24 V-to-3.3 V,
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6 W experimental prototypes are built, using PQ and planar magnetic cores, respectively, to verify
the analysis and design techniques.
Chapter 3
On/Off Control of One Module
The analysis and experimental results in the previous chapter proves that the active-clamp
LLC converter behaves approximately like a current source in steady state. Moreover, the resonant
tank stores insignificant energy, allowing the converter to be turned on or off quickly. These
properties make the converter suitable for the on/off control method to regulate the output voltage
against load variations. This chapter studies the on/off control for one active clamp LLC module.
Section 3.1 introduces the converter models to understand its transient behavior. In Section 3.2, the
controller implementation and experimental results are presented, then a simple averaged model
is suggested to facilitate fast and efficient converter simulation. Finally, the chapter summary is
given in Section 3.3.
3.1 Converter Modeling
The on/off control of the active clamp LLC resonant converter requires two types of models.
The first one is a high-frequency model including details of the four subintervals in a switching
cycle. This model helps determine the gate timing sequence to operate the converter close to a
constant current source. The second one is an averaged model for the output current, as well as
the output and clamp voltages. It provides an insight onto how the converter behaves under the
on/off control method.
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3.1.1 High-Frequency Model
In the previous chapter, the active-clamp LLC converter is proved to behave approximately
like a constant current source in steady state. The output current value is controlled by the variable
tα that determines when to turn on or off the rectifier devices SR1, SR2 and their complimentary
clamp devices Qa, Qb. The on/off control method also requires the converter to reach its steady
state quickly when enabled, which demands a special turn-on sequence. The state plane analysis
has been utilized to find an optimal trajectory and to obtain fast transient performance in resonant
converters [68,103–106]. This section demonstrates that the same approach can be applied for the
active clamp LLC converter using the high frequency model.
Model Overview: According to Section 2.2, the active clamp LLC converter is equivalent
to an Leq-Cs resonant circuit shown in Fig. 3.1, where
Leq = Ls +
[
(Llk/2n
2)//(Lm)
]
.
The voltage sources vsw and vth in the AR operation are also illustrated in Fig. 3.1, along with
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Figure 3.1: High frequency model to determine converter gate timing sequence in both transient
and steady states
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the redefinition of subinterval durations t1, t2, t3, t4, and their corresponding conduction angles θ1,
θ2, θ3, and θ4. This definition applies for both transient and steady states, and the switching cycle
Ts1 is not necessarily the same as the nominal value Ts.
The equivalent circuit assists in the analysis of currents and voltages only on the primary side
of the converter. In order to study the relationship between primary-side current is and current
ix transferred to the secondary sides, another equation is required to complete the high-frequency
model:
dis
dt
= nk
dix
dt
+ k
vth
Lm
, (3.1)
where the coefficienty k is:
k = 1 +
Llk/2n
2
Lm
.
Note that current ix is a component of secondary side currents: i1 = 0.5(io+ix) and i2 = 0.5(io−ix),
where io is the unfiltered output current. When the output voltage is well-regulated with small
ripple, the clamp voltage vclamp can be estimated to twice the constant output voltage 2Vout, and
the normalized form of (3.1) becomes:
djs
dθ
= nk
djx
dθ
+ sgn(vth)k
Leq
Lm
M¯, (3.2)
with M¯ = Mout/nk.
Trajectory Determination: With the complete high-frequency model, the state-plane
trajectories of the normalized capacitor voltage mCs, primary-side current js and ac component of
secondary-side current jx can be constructed. As analyzed in Section 2.3, the trajectory of js vs.
mCs in each subinterval is a circular path with a known center of rotation listed in Table 3.1.
Table 3.1: Centers of rotation for js vs. mCs trajectory
Subinterval 1 2 3 4
Center’s coordinate (1 + M¯, 0) (1− M¯, 0) (−M¯, 0) (M¯, 0)
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The state-plane trajectory of jx vs. js is constructed from various small linear segments that
are calculated by:
∆js = nk∆jx +
[
sgn(vth)k
Leq
Lm
M¯
]
∆θ. (3.3)
This method can be implemented in softwares such as Matlab.
Fig. 3.2 shows the steady-state trajectories of js vs. mCs and jx vs. js, along with the subin-
terval order and instantaneous values of the normalized variables. These values can be determined
using the state plane analysis developed in Section 2.3.
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Figure 3.2: State-plane trajectories of js vs. mCs and jx vs. js in steady state
When the converter is first turned on, the initial states are mCs(0), js(0) = 0 and jx(0) = 0.
A transient trajectory can be found to reach steady state within the first switching cycle. As
demonstrated in Fig. 3.3, the steady state is obtained at the end of either the second or third
subinterval, depending on the initial capacitor voltage. The algorithm to determine the turn-on
trajectory and its corresponding timing sequence is summarized Fig. 3.4.
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Figure 3.3: State-plane trajectories of js vs. mCs and jx vs. js in steady state (black), turn-on
transient that reaches steady state at the end of subinterval 2 (blue), and turn-on transient that
reaches steady state at the end of subinterval 3 (green)
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According to the flow chart in Fig. 3.4, the conduction angle θ1 is swept when it takes the first
two subintervals to reach steady state. For each value of θ1, the state [mCs(θ1), js(θ1)] at the end of
subinterval 1 can be found easily, given the initial point and center of rotation. Subinterval 2 starts
at this point with a new center of rotation listed in Table. 3.1. On the js vs. mCs normalized plane,
the intersection of subinterval 2 transient trajectory and subinterval 3 steady-state trajectory, point
[mCs(θ2), js(θ2)], can be found using basic geometrical calculations. The corresponding state point
[jx(θ2), js(θ2)] is then checked if it lies on the steady-state jx vs. js trajectory. This can be done by
determining the distance from this point to a set of steady-state data points stored in the computer
memory. The solution of θ1 is the value that satisfies steady state on both js vs. mCs and jx vs.
js planes. After that, the values of θ3 and θ4 are found by following the rest of the steady state
trajectory.
A similar method is implemented for the case where it takes three subintervals to reach steady
state, with the two conduction angles θ1 and θ2 being swept. The solution needs to satisfy steady
state on both primary and secondary sides of the converter at the end of subinterval 3.
3.1.2 Averaged model
While the high-frequency model includes details of the converter operation within every
switching cycle, the averaged model intends to study the converter’s low-frequency behavior. This
model is developed by averaging the unfiltered output current, the voltages and currents of the
clamp and output capacitors over a switching cycle. As a result, the high-frequency harmonics in
those voltage and current states are neglected, and their net change every switching cycle is the
main concern in this model. The steps to derive the averaged model are described as follows.
Fig. 3.5 shows the converter model derived from the third simplification step in Section 2.2.
The circuit on primary side is moved to secondary side, and the total parasitic resistance rsec
on each secondary side is added. In contrast to the Leq-Cs equivalent model, this model shows
the connection between the input and output sides of the converter. The waveforms of voltages
v1 = vout − va and v2 = vb − vout within one switching cycle are also included in the figure.
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Figure 3.5: Rearrangement for step 3 of model simplification in Section 2.2. Waveforms of voltages
v1 and v2 within one switching cycle are included.
Because the two parallel secondary sides in the model share the same voltage, it is found
that:
Llk
di1(t)
dt
+ v1(t) + rseci1(t) = −Llk di2(t)
dt
+ v2(t)− rseci2(t). (3.4)
Substitute i1 = 0.5(io + ix), i2 = 0.5(io − ix), and the values of v1 and v2 shown in Fig. 3.5, (3.4)
becomes:
Llk
dio(t)
dt
= vclamp(t)− 2vout(t) + rsecio(t). (3.5)
Besides (3.5), two other equations are needed before averaging all the currents and voltages. The
first equation relates to the current if of the output capacitor:
if (t) = Cf
dvout(t)
dt
= io(t)− Iload. (3.6)
Note that the load current Iload is a constant value, ranging from 0 to the nominal current Io
supplied by the converter when it is running in steady state. The last equation is derived by
noticing that the clamp capacitor current is equal to −i1 during subinterval 1 and 4, and equal to
−i2 during subinterval 2 and 3:
iclamp(t) = Cclamp
dvclamp(t)
dt
=

0.5 [−io(t)− ix(t)] for subinterval 1 and 4
0.5 [−io(t) + ix(t)] for subinterval 2 and 3.
(3.7)
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The currents and voltages in (3.5), (3.6) and (3.7) are averaged over one witching cycle,
leading to a set of equations:
Llk
d 〈io(t)〉
dt
= 〈vclamp(t)〉 − 2 〈vout(t)〉 − rsec 〈io(t)〉 (3.8a)
Cf
d 〈vout(t)〉
dt
= 〈io(t)〉 − Iload (3.8b)
Cclamp
d 〈vclamp(t)〉
dt
= 0.5 [〈¯ix(t)〉 − 〈io(t)〉] , (3.8c)
where the average variable 〈¯ix〉 is defined as:
〈¯ix(t)〉 = 1
Ts
(
−
∫
t1,t4
ix(t)dt+
∫
t2,t3
ix(t)dt
)
. (3.9)
Using this equation set, an averaged circuit model is derived and shown in Fig. 3.6. A simpler
averaged model based on this derivation is presented and verified in Section 3.2.2.
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Figure 3.6: Converter averaged model
3.2 Hysteretic On/Off Control of One Module
This section demonstrates the hysteretic on/off control on an experimental prototype to
verify the converter models introduced previously. The controller implementation and experimental
results are presented in Section 3.2.1. Based on the experimental waveform observation, a simpler
averaged model is suggested and validated in Section 3.2.2.
3.2.1 Experiment Setup and Results
Controller Implementation: The hysteretic on/off control of one module is evaluated on
the prototype 1 presented in Section 2.7. It uses PQ-core magnetics and has the design specification
of 1 MHz switching frequency, 24 V-to-3.3 V voltage conversion and 5.7 W output power. The clamp
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and output capacitors are 8.8 µF and 47 µF, respectively. It is desired to regulate the output voltage
at a ripple of ±50 mV, using the controller implementation shown in Fig. 3.7.
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Figure 3.7: Hysteretic control diagram for one module
In this control diagram, the output voltage vout is sensed and compared with the referenced
voltage Vref . The hysteresis band of the comparator determines the ripple ±∆Vripple at the output
voltage. When the sensed vout reaches the preset maximum value Vref +∆Vripple, the control signal
c is disabled and the converter is turned off. The output filter capacitor is discharged by the load
current and the output voltage decreases until reaching the preset minimum value Vref −∆Vripple.
The control signal c is enabled and the converter is turned on, starting to supply current to the
load and charge the output capacitor. The output voltage increases up to the maximum value and
the same process repeats to regulate vout.
The gate-timing block is implemented as follows: at the rising edge of the control signal c,
the gate-timing block reads the initial value of vCs , and uses a six-row look-up table to determine
the turn-on timing sequence that brings the converter to steady state operation within the first
switching cycle; after that, steady state timing is used. The timing intervals can be calculated oﬄine
using the high-frequency model presented in Section 3.1.1. The turn-on timing is more accurate
when the lookup table contains more rows, but with the expense of a longer processing time. The
initial vCs can be obtained easily by sensing the voltage vsw across the input switching node. When
the converter is off, the low-voltage oscillation across the rectifier devices is reflected to the primary
side, and causes ringing at vsw with a frequency of approximately 2.3 MHz. Therefore, a low-pass
filter is required in order to sense the correct initial value of vCs .
75
The output voltage and switching node voltage are sensed by the ADC part number THS1030
and AD9280, respectively. The two blocks H1 and H2 in the feedback loop are required to scale
the sensed voltages to within the ADC range.
Experimental Results: Fig. 3.8a shows experimental waveforms of the switching node
voltage vsw, primary-side current is, output voltage ripple vout,ripple, and clamp voltage ripple
vclamp,ripple at 90% load. It can be seen that is comes close to steady state in less than 1 µs. The
output voltage varies from 3.25 V to 3.35 V at 45 kHz on/off (PWM) frequency. At mid-range
load currents, the PWM frequency can reach up to 130 kHz. The controller is able to regulate the
output voltage at no load as shown in Fig. 3.8b.
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Figure 3.8: Experimental results for hysteretic control of one module at: (a) 90% load and (b) no
load
The converter efficiency is recorded at various loads and is shown in Fig. 3.9. Compared
to the fixed frequency on/off PWM, the hysteretic controller reduces the on/off frequency at light
load, which helps improve the light-load efficiency. As an example, the efficiency at 10% load is 85%
if a fixed 100 kHz on/off frequency is implemented, whereas the efficiency is close to 89% by using
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hysteretic on/off control. Predicted overall efficiency of a system containing up to eight modules is
also shown in Fig. 3.9, based on the fact that in steady state at most one module is operating in
the on/off PWM mode while the others are either fully on or off. It is seen that systems of eight
or more modules perform at efficiency higher than 90% over a wide load range.
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Figure 3.9: Efficiency at various loads of one module (experimental) and multiple-module systems
(projected)
3.2.2 Simplified Averaged Model
The averaged model in Fig. 3.6 is a third-order system with the damping resistance equal to
0.5rsec. Based on the observation from experiments that the output voltage is well-damped, the
leakage inductance in the averaged model can be omitted. Additionally, since 〈¯ix(t)〉 can quickly
reach its steady state Io (maximum supply current of the converter), the output is approximated
as a constant current source controlled by the on/off control signal c. Based on these assumptions,
a simpler model (Fig. 3.10) is then obtained and verified by experiments.
Figs. 3.11 shows an example of how the simple model predicts vout and vclamp similar to the
experimental results. The waveforms are obtained for the same conditions: ±50 mV hysteresis band
and 90% load. The model explains why there is a fast ramp-up at the output voltage right after the
converter is turned on. During the converter’s off-time, the clamp capacitor is disconnected from
the circuit and its voltage stays at approximately twice the programmed maximum output voltage.
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Figure 3.10: Simple averaged models of one module for simulation
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Figure 3.11: Output and clamp voltage waveforms from experiment (in colors), and simulation of
simple averaged model (in black). The results are both obtained on the same conditions: ±50 mV
hysteresis band and 90% load.
That means the voltage across 4Cclamp in the model stays at the maximum value Vref + ∆Vripple.
On the other hand, the output capacitor Cf is discharged until it reaches the programmed minimum
value Vref −∆Vripple. Therefore, when the converter is turned on again, Cf is first charged by both
4Cclamp and the current source Io. When the two capacitors reach an equilibrium voltage, they
are both charged by Io. Given the output voltage ripple of ±∆Vripple, a helpful approximation for
PWM on/off frequency is:
fpwm = Mi(1−Mi)
(
Io
2Cf∆Vripple
)
, (3.10)
where Mi = Iout/Io. The maximum PWM frequency happens at load current equal to Io/2:
fpwm,max =
Io
8Cf∆Vripple
. (3.11)
78
The simplified model can be applied easily to the on/off control of a multi-module system to assist
the controller design and provide a fast simulation speed. More details are provided in the next
chapter.
3.3 Summary
On/off control is a simple yet efficient method to regulate the output voltage of an active
clamp LLC module. In this method the module is either fully off, or operating at its maximum
efficiency. Therefore, it maintains a high overall efficiency over a wide load range. Two converter
models are introduced: (i) a high-frequency model to determine a gate timing sequence leading to
fast module turn-on capability, and (ii) an averaged model to analyze the converter low-frequency
behavior. The hysteretic on/off control is implemented to verify the models on an experimental
prototype. Furthermore, experiments validate a simple averaged model that is helpful in designing
the on/off controller for a multi-module system presented in the next chapter.
Chapter 4
On/Off Control of Multiple-Module System
This chapter analyzes and evaluates the on/off control method in the multiple-parallel-module
architecture, using the active-clamp LLC resonant converter as the module topology. The chapter
is organized as follows. Section 4.1 describes the system modeling, on/off controller design and
implementations. Section 4.2 presents simulation and experimental results, using multiple 1 MHz,
24 V-to-3.3 V, 5 W module prototypes. Section 4.3 compares the proposed on/off-controlled multi-
module system with a voltage-controlled synchronous buck converter in terms of output capacitor
size. A discussion on hysteretic and fixed-frequency on/off control is also given. The chapter is
summarized in Section 4.4.
4.1 System Modeling and Compensator Design
In this section, the model for a multi-module system is developed from the converter’s sim-
plified averaged model introduced in the previous chapter. Based on the system model, the plant
transfer function is derived, and then standard PI or PID compensator is designed and imple-
mented.
4.1.1 System Modeling
Fig. 4.1 shows the schematic of a system consisting of multiple active-clamp LLC modules.
The simulation model of the system is set up as shown in Fig. 4.2a.
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Figure 4.1: Schematic of N-module active-clamp LLC converter
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Figure 4.2: Simple averaged models of an N-module system for (a) simulation and (b) compensator
design
As discussed in Section 3.2.2 for single-module control, the disconnection of the clamp ca-
pacitor from the output causes a fast ramp-up at vout when the converter is turned on. In the
multi-module system, because all modules share the same clamp and output capacitors, the fast
ramp-up at vout does not happen as long as there is at least one module fully on, or 4Cclamp is
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always connected to Cf . Based on this simple averaged model, an ideal first-order model for an
N-module system is derived and shown in Fig. 4.2b, where the capacitor Co is defined as:
Co = Cf + 4Cclamp. (4.1)
The control variable for this system is the number non of on modules, and the control-to-output
transfer function, from non to the output voltage vout is found:
Gvn(s) =
IoRload
1 + s1/(CoRload)
=
Gvn0
1 + s2pifvn0
. (4.2)
Note that at light load when non ≤ 1, the transfer function expressed in (4.2) is only an approxi-
mation because 4Cclamp does not always participate in the circuit’s operation in this case.
4.1.2 Compensator Design
After the control-to-output transfer function is derived, a controller can be designed and
implemented. Fig. 4.3 demonstrates the control implementation for an N-module system.
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Figure 4.3: On/off control implementation for N-module system
In the diagram, the output voltage is sensed and compared to a reference voltage Vref . An
ADC samples the voltage difference, or error e, and sends it to a compensator to determine the
number of on modules non. When the controller is implemented digitally, the compensator design
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needs to take into account sensing and computational delay. A quantizer realizes on/off control by
converting non into a quantized number nq, and also by limiting the number range from 0 to N. In
steady state, nq alternates between two consecutive numbers, which generates PWM on/off control
of one module while the others are either fully on or off.
Hysteresis is added to the quantizer block in order to obtain a practical on/off PWM fre-
quency, preferably less than one fourth of the switching frequency. This practical value is chosen
as follows. Assuming an ideal PI compensator, the output voltage ripple in steady state can be
estimated as a product of the quantizer hysteresis band and the compensator’s proportional gain.
Given an approximately constant output voltage ripple, the same reasoning as in Section 3.2.2
shows that the maximum on/off frequency occurs when the load current is equal to one half of
one module’s current supply, or Io/2. Since it takes the first switching cycle for a module to reach
steady state upon turning on, a conservative choice of the module on time is 2Ts. At the load
current of Io/2, the ideal on/off duty cycle is 50%, which results in the minimum PWM period of
4Ts. This means the maximum on/off frequency is equal to one fourth of the switching frequency.
Finally, given the quantized number nq, a multiplexer simply sends out individual on/off
commands ci to the modules. Each module is controlled by digital gate-timing with look-up table
to determine start-up and steady-state sequence t1 to t4, as described in Section 3.1.1.
Design examples are described for a dc-dc system containing two modules in parallel, each
being the same 1 MHz, 24 V-to-3.3 V, 5 W module. In order to avoid the effect of output voltage
ripple at twice the switching frequency, the sampling rate is chosen to be 2 MHz. The total sensing
and computational delay is Tdelay = 560 ns.
First, the values of output and clamp capacitors need to be determined. By setting the
steady-state voltage ripple at ±30 mV and limiting fpwm,max ≤ 200 kHz in (3.11), Cf is found to
be at least 32 µF. The choice for Cclamp is not as critical as Cf - it only needs to maintain the 6.6 V
clamp voltage with less than 10% ripple in steady state. With Cclamp = 2 µF and Cf = 35 µF, the
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DC gain and corner frequency of control-to-output transfer function at maximum load are
Gvn0 =
Vref
N
= 1.65 = 4.3 dB,
fvn0 =
NIo
2piCoVref
= 3.4 kHz .
Fig. 4.4 shows Bode plots of the system control-to-output transfer function, using the ideal
Gvn(s) expression in (4.2), the PLECS simulation of averaged model shown in Fig. 4.2a, and
the PLECS simulation of switched converter implemented with turn-on timing sequence. The
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Figure 4.4: Bode plots of control-to-output transfer function, using the ideal Gvn(s) expression in
(4.2) (solid line), simulations of averaged model (o) and switched converter (x)
simulation data are obtained using a brute force method: adding perturbation to the control variable
(number of on modules) at different frequencies, and recording the response at the converter output
voltage. At perturbation frequencies closer to the switching frequency, the switched converter
behaves non-linearly. This is due to the fact that each module is not an ideal current source,
especially when the module on time is relatively close to the switching period. Therefore, the
switched converter simulation results are shown in Fig.4.4 for up to 300 kHz. The simulation
results validate both the averaged and ideal models presented in Fig. 4.2.
After the ideal control-to-output transfer function is validated, the next step is to design
a digital controller for the system. Fig. 4.5 shows the block diagram of a digital controller for
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the multi-module system, which is represented by the continuous-time transfer function Gvn(s).
Sensing and computational delay is included in the delay block. Output voltage error e is sampled
by the ADC every Tsample. At the same rate, the controller Gc(z) calculates and updates the
digital command n∗on, which is converted into analog value non by a zero-order-hold (ZOH). High
resolution of non is assumed for the control model, and therefore, the quantization block is not
included.
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Figure 4.5: Block diagram of digital control for N-module system, including sensing and computa-
tional delay
According to [107], a continuous-time compensator Gc(s) can be designed first for the ideal
transfer function Gvn(s). The equivalent discrete-time compensator Gc(z) is found using the bi-
linear mapping from continuous-time to discrete-time domain, with prewarping at the cross-over
frequency. In order to evaluate the compensator Gc(z), z-transform of the continuous transfer
function preceded by a ZOH is determined, taking delay into account,
G∗vn(z) = (1− z−1)Z
(
e−Tdelays
Gvn(s)
s
)
.
This can be found using ZOH mapping available in tools such as Matlab.
Fig. 4.6 shows Bode plots of the control-to-output transfer functions for ideal continuous-time
system Gvn(s), and discrete-time system with delay G
∗
vn(z). Compared to the ideal system, G
∗
vn(z)
has a similar magnitude but its phase drops by 31◦ at 100 kHz. This should be considered when
designing the compensator using standard frequency-domain techniques.
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Figure 4.6: Bode plots of control-to-output transfer functions for ideal continuous-time system
Gvn(s), and non-ideal discrete-time system G
∗
vn(z)
A compensator can be of PI or PID type,
GcPI(s) = G∞
(
1 +
2pifL
s
)
, (4.3)
GcPID(s) = G0
(
1 + 2pifLs
)(
1 + s2pifz
)
(
1 + s2pifp
) . (4.4)
A PI compensator is simpler, while a PID compensator can result in faster response. For both
controller designs, the cross-over frequency fc is chosen to be 100 kHz (one-tenth the switching
frequency), and the low-frequency zero fL is set at 9 kHz (less than one-tenth of fc). The PI
compensator gain is given by:
G∞ =
fc
Gvn0fvn0
= 17.9. (4.5)
Considering the 31◦ phase drop of Gvn(z) at 100 kHz , a phase margin ϕm is set to 79◦ for the
analog PID compensator template. The methods in [5] yield the high-frequency zero, pole and dc
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gain for the PID compensator:
fz = fc
√
1 + cosϕm
1− cosϕm = 121 kHz (4.6a)
fp = fc
√
1− cosϕm
1 + cosϕm
= 82 kHz (4.6b)
G0 =
fc
Gvn0fvn0
√
fz
fp
= 21.7. (4.6c)
Fig. 4.7 plots the compensated loop gains for the ideal continuous-time system T (s) =
Gvn(s)Gc(s) and non-ideal discrete-time system T
∗(z) = G∗vn(z)Gc(z). Because of time delay,
the phase margins are 56◦ for PI and 45◦ for PID compensator.
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Figure 4.7: Compensated loop gain of ideal continuous-time system T (s), and non-ideal discrete-
time system T ∗(z) with: (a) PI compensator, non-ideal PM = 56◦, GM = 10 dB and (b) PID
compensator, non-ideal PM = 45◦, GM = 10 dB
When there are very few modules in parallel, the PID controller may not be significantly more
beneficial than the PI type because of the control variable saturation. A more detailed comparison
between the two is presented in Section 4.2.
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4.2 Simulation and Experimental Results
For multiple-module systems, both simulations and experiments use a 24 V-to-3.3 V, 5 W
module prototype. As discussed in Section 2.7, planar cores are chosen for multi-module imple-
mentations to reduce the magnetics size. The revised resonant tank components and ADC part
numbers are listed in Table 4.1.
Table 4.1: Prototype components list for multi-module system
n Cs (nF) Ls (µH) Lm (µH) Llk (nH) ADC for vout ADC for vsw
0.4 15.52 3.60 6.90 30 THS1215 AD9280
This section is arranged as follows. In Section 4.2.1, experimental results are shown for a
two-module system. The results are compared to simulations in order to validate the developed
model. Further results on systems containing more than two modules are obtained by simulations
in Section 4.2.2.
4.2.1 Two-module System
4.2.1.1 Simulation Results
In Matlab/Simulink with built-in PLECS library, the power stage is set up as shown in
Fig. 4.2b. The control loop replicates the prototype digital controller, including ADC sampling,
quantization and the estimated computational and sensing delay. Simulations are performed for a
two-module system, using the values of Cclamp, Cf and compensators designed in Section 4.1.2.
Fig. 4.8 shows the simulation results in steady state for the two-module system controlled by
the PI compensator. Two operating points are specifically studied in detail: 0.75 A output load
corresponding to worst-case on/off frequency, and 1.5 A output load corresponding to worst-case
voltage ripple.
The PWM on/off frequency is the highest at 0.75 A output (half of one module’s current
capacity). A hysteresis band of 0.2 is chosen to keep the frequency less than 250 kHz or one
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Figure 4.8: Simulation results for the two-module system controlled by PI compensator in steady
state: (a) 0.75 A load current and (b) 1.5 A load current
fourth the switching frequency. The output voltage ripple stays within ±1% of the referenced 3.3 V
output voltage. Ideally, the on/off frequency and duty cycle stay constant in steady state. However,
Fig. 4.8a shows the frequency varies from 180 to 250 kHz and PWM duty cycles are not always
50%. This inconsistency also causes some smaller output ripple during a shorter PWM period.
The reasons behind this behavior are related to power losses and PWM resolution. Because of
power losses, the duty cycle is slightly different from 50%. Since the output voltage is sampled at
2 MHz, the PWM resolution is 500 ns, which is one-tenth of approximately 5 µs PWM period. The
controller resolves this low resolution issue by adjusting the on and off times over a certain interval,
resulting in an average duty cycle that meets the requirement. This variation in duty cycle can be
considered a form of limit cycling [108].
The other special operating point is at 1.5 A load, very close to one module’s current capacity
of 1.52 A. A quick turn-off of module one, which lasts for at least 500 ns, causes a quick dip in
output voltage. Both modules are then turned on to compensate for the voltage drop. Turning on
module two causes the voltage to increase quickly, which consequently forces both modules to be
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turned off, and so on. This explains why two, instead of one module, are on/off modulated. As a
result, the voltage ripple is ±1.5% of the referenced voltage, not meeting the design specifications.
However, with more modules in parallel, the output capacitor becomes larger, keeping the worst-
case steady-state ripple within specifications.
The same capacitance value of 35 µF is used to study step-load transient responses, shown
in Fig. 4.9. Along with the output voltage vout and load current iout, the compensator’s output
non and quantizer’s output nq are shown during both step-up and step-down transients between
5% load (0.15 A) and 95% load (2.89 A).
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Figure 4.9: Simulation transient response of two-module system controlled by PI compensator: (a)
load step-up from 5% to 95%, (b) load step-down from 95% to 5%
As shown in the figure, the output capacitor is sufficient to maintain output voltage within
less than 5% of the nominal voltage. However, the transient-time is affected by the compensator
output saturation. At load step-up, the compensator demands a higher non, corresponding to
a higher current supply. However, the system is limited to only two modules, thus limiting the
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transient performance. After two modules are fully turned on, the equivalent capacitor Co is
charged by a small difference between the supply and load currents. It takes 23 µs to return within
1% error in the output voltage. Similarly, at load step-down, the output capacitor Cf is discharged
slowly by a small load current, resulting in 19 µs settling time. Because the participating capacitor
in this case is only Cf , the step-down settling time is faster. In systems containing more modules,
Cf is more dominant in the expression Co = Cf + 4Cclamp, and the settling time difference between
step-up and step-down transients becomes less significant.
Table 4.2 compares the step-load transient performance of two compensators. The PID
compensator demands a higher non than the PI type. However, because the compensator output
is saturated, the voltage change and settling time are similar in both cases. The minimum and
maximum values of non suggest that if the system had three or more modules, the PID compensator
would be more beneficial. For the two-module system, a simple PI compensator is sufficient.
Table 4.2: Comparison between PI and PID compensators for the two-module system
PI PID
5%load to 95% load
- Voltage undershoot (%) 2.9 2.9
- Settling time (µs) 23 23
- Maximum non 2.3 2.7
95%load to 5% load
- Voltage overshoot (%) 3.2 3.3
- Settling time (µs) 19 20
- Minimum non -0.4 -0.9
When the load current is high, some electronics loads, such as microprocessors, demand
a lower reference voltage in order to save the power consumption. As an example, Fig. 4.10
demonstrates the PI compensator’s capability to regulate the output voltage upon a reference
voltage step (3.3 V to 3.2 V) at 90% load.
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Figure 4.10: Simulation transient response of two-module system controlled by PI compensator.
The reference voltage steps from 3.3 V to 3.2 V at 90% load.
4.2.1.2 Experimental Results
The designed PI controller, hysteretic quantizer and gate timing with look-up table are im-
plemented digitally in Verilog HDL on a Virtex-IV FPGA board. The ADC samples the output
voltage at 10 MHz with a latency delay of five clock cycles, output delay of 20 ns and the equivalent
quantization of 2 mV. The controller reads the sensed voltage every five samples to avoid output
ripple effects. This makes the equivalent sampling rate equal to 2 MHz. The experimental results
are shown in Fig. 4.11.
Fig. 4.11a and b show the steady-state waveforms of the output voltage vout, module on/off
control signals c1 and c2 when the load current is 0.75 A and 1.5 A, respectively. As predicted by
simulation at 1.5 A load, both modules are on/off modulated, causing the largest output voltage
ripple of about ±50 mV. It is verified that PWM of two modules does not affect the system’s
efficiency in this case. At 0.75 A output, the PWM on/off frequency is the highest, ranging from 167
to 182 kHz, and the duty cycle does not stay constant. In general, the voltage ripples are somewhat
larger than in simulations because each module does not behave exactly as an ideal current source
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Figure 4.11: Experimental results of two-module system in: (a) steady state, 0.75 A load current,
(b) steady state, 1.5 A load current, (c) load step-up transient, 5% to 95%, and (d) load step-down
transient, 95% to 5%
that can be turned on/off instantaneously, as assumed in the model. When a module is turned off,
depending on the resonant current direction, the body diode of one primary-side switch may keep
conducting. The worst observed delay is approximately 300 ns, increasing vout up to 10 mV. When
a module is turned on, it takes the first switching cycle to reach steady state. The worst observed
delay is about 600 ns, adding 16 mV to the output voltage ripple.
Transient responses at load step-up and step-down are shown in Fig. 4.11c and d, respectively.
Because the modules are non-ideal current sources, the voltage change is larger than in simulations,
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but it is still within 5% of the nominal voltage. The settling time in both load-steps is slightly
longer than predictions because of the higher output voltage change of around 4.5% compared
to 3% in simulation. Despite some differences between simulations and experiments, simulation
remains a viable tool to verify a controller design for systems containing large number of modules
in parallel.
4.2.2 Twenty-module System
This section evaluates compensators for a 90 W twenty-module system using simulations.
Based on the previous design and verifications on the two-module system, the capacitance is scaled
by the number of modules to guarantee a voltage change within 5% at large load steps, Cclamp =
N (µF) and Cf = 17.5N (µF). For N = 20, the capacitor values are Cclamp = 20 µF and Cf =
350 µF. The PI and PID compensators are designed using the same method as in the two-module
system. Assuming the same delay and keeping the same cross-over frequency and phase margin, all
the poles and zeros in the compensator functions (4.3) and (4.4) are the same as in the two-module
system. Only the gains are scaled by the number of modules,
G∞(N−module) = 0.5NG∞(2−module),
G0(N−module) = 0.5NG0(2−module).
When there are more modules in parallel, the saturation effect of non and comparison be-
tween PI and PID compensators can be studied in more detail. Saturation at step-load transient
happens when: (i) the steady-state value of non corresponding to the final load current reaches its
minimum or maximum value (less than 1 or greater than N-1), and (ii) during transient interval,
the compensator command is out of range (non < 0 or non > N). Consequently, the system reaches
its limit, and cannot supply larger surplus current to charge or discharge the output capacitor upon
sudden change in load. Given a certain output capacitor value and initial load value, the settling
time depends on the compensator’s capability and the final load value (i e. how close it is to the
system’s supply limit).
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Different step-up scenarios, starting at the same 0.5 A load current, are examined in simu-
lations for both PI and PID compensators. Fig. 4.12 compares the transient performance of the
two compensators at different load steps: 80%, 90% and 95%. In the figure, ∆vout is the output
voltage undershoot and tsettle is the time it takes vout to reach within 1% error compared to its
nominal value. For both compensators, saturation has little effect on transient voltage overshoot.
At around 95% load step, the settling time is very sensitive to saturation. A small change to final
load value from 28.5 A to 28.8 A results in 4-5 µs longer settling time. At load steps less than 95%,
the PID compensator offers faster settling time, thanks to its capability to turn on more modules
at a faster rate. Note that at 90% load step, the PID compensator can still out-perform the PI type
even when a light saturation happens (non is 20 % higher than the maximum number of modules).
The PID compensator looses its benefit when saturation is worse (non overshooting is higher than
33%).
Considering both step-up and step-down transients, if this system is designed to supply a
load range from 5% to 95% of its power rating, the saturation effects during large load-steps can
be minimized, and the PID compensator performs better. In a scenario when the sensing delay
is reduced, the phase margin of the PI-compensated loop gain becomes higher compared to the
analysis in Section 4.1.2. That means the PI controller updates non at a slower rate upon load
steps, with less command undershoot or overshoot. Therefore, the PID controller will show more
significant benefits over the PI type [80].
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Figure 4.12: Comparison between PI and PID compensators for twenty-module system at different
load steps
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4.3 Discussions
4.3.1 Output Filter Capacitor Size
For systems based on 5 W modules presented in this thesis, it is shown that when the number
of modules in parallel is small, the output capacitor is mainly determined by the output voltage
ripple in steady state, not the voltage change during step-load transients. The output capacitance
of 11.7 µF per 1 A load guarantees a voltage change of less than 5% at 100% step-load transient.
However, at N = 2, such capacitance value yields large worst-case voltage ripple, ±1.5% of the
nominal voltage. In order to meet a stricter voltage ripple requirement of less than ±0.5%, a system
of six or more modules is needed, or a larger output filter capacitor must be used.
Regarding step-load response only, a synchronous buck converter with digital PID voltage
controller is considered in comparison with the proposed on/off controlled N-module active-clamp
LLC converter. The purpose of the comparison is to evaluate the proposed architecture and the
control method in terms of capacitor size and transient performance, using the buck converter as
a reference. Fig. 4.13 shows the voltage control loop of a synchronous buck converter. The ADC’s
quantization, delay and sampling rate are the same as in the on/off controlled modular converter.
The digital compensator, PWM and power circuit are set up and simulated in Matlab/Simulink
with PLECS library. The duty cycle is updated right before the beginning of each switching cycle.
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Figure 4.13: Control loop diagram for synchronous buck converter
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Corresponding to any N-module active-clamp LLC system, an ideal buck converter is designed
at the same power rating, converting 24 V input to 3.3 V output voltage, and operating at the same
1 MHz switching frequency. The design specifications are: ±0.5% output voltage ripple and ±5%
transient voltage change, and compensator’s cross-over frequency of 100 kHz. Following the same
design process as in [109], the LC output filter is determined for the given design requirements.
First of all, given the 100 kHz cross-over frequency, the inductance L is chosen such that the
PID compensator operates at the linear/saturation boundary upon large step load. The inductor
value is found to be L = 3.6/N (µH), which corresponds to ±25% inductor current ripple at full
load. The smallest output capacitance is then derived as a function of N : C = 13.5N (µF). To
maintain the output voltage within 5% of the nominal value during step-load transients, the PI
on/off control of the N-module converter requires 30% larger output capacitance than the PID
voltage control of a single-phase buck converter. This is due to the fact that when turned on,
each active-clamp LLC module takes the first switching cycle to reach its nominal output current.
During that time the output capacitor keeps being charged or discharged.
The step-load settling time can be compared between the proposed system and a voltage-
controlled buck converter that uses two different output capacitance values: the smallest design
value C = 13.5N (µF), and the same value as in the N-module active-clamp LLC converter C =
17.5N (µF).
Corresponding to each output filter size, the control-to-output transfer function is found and
a PID compensator Gc,buck can be designed [5]. The designed compensator, taking into account
computational and sensing delay, has a phase margin of 45◦ at 100 kHz cross-over frequency. An
example is shown in Fig. 4.14 for a 10 W buck converter’s step-load response. When the output
current steps down from 95% to 5% load, the duty cycle saturates and the inductor current iL ramps
down quickly to zero (Fig. 4.14a). When the output current steps down from 95% to 5% load, the
duty cycle reaches zero in the next switching cycle, allowing the inductor current iL to ramp down
quickly to zero (Fig. 4.14a). This proves that the compensator operates at the linear/saturation
boundary. When the output current steps up from 5% to 95% load, the controller increases iL to
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no more than 50% of the 3 A rating (Fig. 4.14b). In practice, the inductor should be designed
properly so that it is not saturated at a high overshooting current.
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Figure 4.14: Simulation results of 10 W buck converter at (a) 95% to 5% load step down, and (b)
5% to 95% load step up
The performances can be compared in terms of step-load settling time obtained by simula-
tions. Fig. 4.15 compares the settling time of the three configurations at different normalized power
ratings P/P0, where P0 is the power of one active-clamp LLC module. The value of P/P0 is also
equal to the number of LLC modules in parallel. It is shown that the multi-module active-clamp
LLC converter maintains the same settling time at any power rating. When the converter’s power
is at least 35 W, or N ≥ 7, it settles the output voltage faster than the synchronous buck converter
using the same output capacitance. Compared to the buck converter using the smallest allowed
capacitance, the proposed system settles faster when the power level is at least 30 W, or N ≥ 6.
Note that the PI on/off controller’s gain is scaled with the number of modules N . At larger N , the
computational delay may be longer, but it is still insignificant compared to the dominant delay of
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Figure 4.15: Settling time of synchronous buck and multi-module active-clamp LLC converters at
different power ratings when: (a) load steps up from 5% to 95%, and (b) load steps down from
95% to 5%
the ADC. Therefore, the controller’s performance will not be affected much.
There are other considerations for the comparison. It is well understood that an interleaving
multi-phase buck converter with phase-shedding control presents advantages, especially at higher
current levels [21–23]. Furthermore, due to current ripple cancellation, a smaller inductance can
be used, which helps improve transient responses. A time-optimal controller for the buck converter
could also be applied to obtain a faster settling time [110]. Nevertheless, the comparison is focused
on a single-phase buck converter with conventional linear PID controller as a basic reference case.
This comparison can serve as a starting point for more detailed comparative evaluations against
multi-phase buck and other approaches suitable for point-of-load applications.
In summary, for systems containing at least six 5 W active-lamp LLC modules, the proposed
on/off control method meets the strict voltage ripple requirement for POL applications. Compared
to a single-phase buck converter with PID voltage controller, the proposed system requires 30%
more output capacitance to maintain the same transient voltage deviation. This gap can be reduced
by increasing the switching frequency of the active-clamp LLC modules since the modules take less
time to reach steady state. In that case, the converter needs to be carefully designed to obtain
high efficiency. When the single-phase buck converter uses the same output capacitance as the
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multi-module active-clamp LLC converter, the LLC converter shows a competitively fast step-load
transient response at an output current of 11 A or higher.
4.3.2 Hysteresis vs. fixed-frequency on/off control
Adding hysteresis to the non quantizer varies the on/off PWM frequency. This is helpful when
the PWM time resolution is low and when there are few modules in parallel. In the two-module
system example, the PWM time resolution is 500 ns. It limits the PWM duty cycle resolution over
all load range, especially when the PWM is fixed at 200 kHz to maintain acceptable output voltage
ripple. The fixed PWM frequency can only be reduced by increasing the output capacitor, which
is not desirable. Hysteresis control yields two degrees of freedom, module’s on time and PWM
switching period. Therefore, it helps to minimize the duty cycle resolution issue at various loads.
The fixed-frequency on/off control method is suitable when the PWM frequency is much smaller
than the output voltage ripple frequency as in [75,76], or in systems consisting of more active-clamp
LLC modules, allowing a larger output capacitor.
4.4 Summary
This chapter presents methods to model and design an on/off controller for a multiple-parallel-
module dc-dc system using active-clamp LLC resonant converter modules. From the individual
converter’s averaged model, a system’s first-order model is developed to assist the controller design.
The standard frequency-domain techniques are proposed to design the system control loop, using
the number of on modules as the control variable.
The models and the on/off control method are verified by experiments on a prototype con-
taining two 1 MHz, 24 V-to-3.3 V, 5 W active-clamp LLC modules. Steady-state and transient
responses are evaluated experimentally in the two-module system, and by simulations for a larger
twenty-module system. The results show that, in a point-of-load dc-dc system consisting of at least
six 1 MHz, 24 V-to-3.3 V, 5 W LLC modules operating in parallel, a standard PI or PID compen-
sator can regulate the output voltage in steady state. However, compared to a synchronous buck
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converter with PID voltage controller, the proposed system requires 30% more output capacitor
in order to maintain the same transient voltage deviation (less than 5% of the referenced value).
For systems rated at 11 A or more, the proposed architecture and control method perform with
competitively fast step-load transient responses, compared to the voltage-controlled buck converter
using the same output capacitor.
In the studied on/off controller, it is important to note the saturation effect of the control
variable, which may limit the settling time upon large step-load transients. In the twenty-module
system example, the PID controller can tolerate saturation of the control variable, and has a faster
step-load response than the PI controller.
Chapter 5
Integration of Secondary-Side Power MOSFETs and Gate Drivers
In the active clamp LLC resonant converter, the voltage stress across secondary-side devices
is limited to twice the output voltage. This feature provides an opportunity to integrate these
power devices and control circuitry in a low-voltage CMOS process. An initial step to approach
the integration goal is presented in this chapter. Section 5.1 introduces the methods to design
a custom integrated circuit (IC) consisting of all four secondary-side MOSFETs and their gate
drivers. Preliminary IC test results are demonstrated in Section 5.2. Section 5.3 summarizes the
work presented in this chapter.
5.1 Design Method
The optimization design methods for a high-frequency monolithic buck converter have been
discussed in literature [111–113]. The design approach is based on modeling losses in the power
stage, and then selecting the device size to optimize efficiency. This section applies a similar
method to the active clamp LLC converter, focusing on the secondary-side power stage’s efficiency.
In order to reduce the converter’s complexities in the IC design process, Section 5.1.1 proposes a
circuit setup that includes power devices on the secondary side only. Parameter-dependent loss
models are derived in Section 5.1.2, leading to the design optimization in Section 5.1.3.
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5.1.1 Circuit Setup
At the first glance, the operation of secondary-side power devices is in coordination with
the primary-side devices, and is dependent on the LLC resonant tank including the transformer.
This complex dependence may cause difficulties in designing and simulating separately the power
stage on the converter’s secondary side. However, the fundamental approximation in Section 2.4
suggests that the resonant current on each transformer secondary winding can be approximated
as a sinusoidal current with a dc offset, whose values only depend on the output current Iout. For
example, the current of the winding connected to switches SR1 and Qa is approximated to:
i1 ≈ Iout (0.5 + sinωst) , (5.1)
where ωs is the angular switching frequency of the converter.
Fig.5.1 illustrates the converter circuit diagram on the output side, and typical waveforms of
the circuit branch containing the aforementioned winding in connection with SR1 and Qa.
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Figure 5.1: Review of converter circuit diagram on the output side, and typical waveforms of the
highlighted secondary-side circuit
Assume the clamp and output capacitors are large enough to maintain insignificant voltage
ripples, the switching node voltage va in steady state is a 50%-duty-cycle square wave, whose value
alternates between zero and twice the output voltage Vout. The voltage rising edge happens when
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SR1 is turned off at zero current. By setting i1 to zero in (5.1), the voltage va is found to lag the
current i1 by a duration of 7Ts/12.
Since the current and switching node voltage of this secondary-side branch are approximately
independent from the rest of the converter, a circuit setup is proposed to assist the IC design process,
as shown in Fig. 5.2.
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Figure 5.2: Proposed circuit setup to assist the design of secondary-side switches and their gate
drivers
In this circuit setup, the ideal ac current sink has a value determined by (5.1), and the ideal
voltage source supplies a dc voltage of Vclamp = 2Vout. The gate driver is a series combination of
inverters that become larger near the power device. The gate driver supply voltage Vdd is provided
by a linear regulator from outside the chip. The gate driver input signals control the switches
SR1 and Qa to generate a switching node voltage similar to va waveform in a full converter, as
illustrated in Fig 5.1. Because the currents and voltages on two secondary sides are identical but
with 180◦ phase shift, this setup can be applied for the other secondary-side circuitry containing
switches SR2 and Qb.
5.1.2 Parameter-Dependent Loss Modeling
In this section, conduction and gate driver loss models are derived for each pair of rectifier
and clamp devices. Because both devices are ZVS turned on and the rectifier devices are ZCS
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turned off, the switching loss is minimized and can be neglected in the model. The power losses are
modeled as functions of the device gate channel area, which is determined by the channel length
and width. For designs using Texas Instrument’s 5V-CMOS process, the length is kept constant at
its minimum value of 600 nm, and losses become dependent on the channel width only.
5.1.2.1 Conduction Loss
The RMS currents of the PMOS and NMOS devices can be derived from (5.1), and their
total conduction loss is calculated as:
Pcond = I
2
out (0.1Ron,P + 0.65Ron,N ) , (5.2)
where Ron,P and Ron,N are the on resistance of the PMOS and NMOS, respectively. According
to [113], a MOSFET’s on resistance is a function of gate driver voltage Vdd and channel width W :
Ron =
K¯
W (Vdd − Tth)α , (5.3)
where Vth is the gate threshold voltage. Note that this model does not include the parasitic
resistance of metal traces and bond wires. At a constant Vdd, the on resistance expression is
reduced to:
Ron =
K
W
, (5.4)
and the conduction loss is expressed as:
Pcond = I
2
out
(
0.1
KP
WP
+ 0.65
KN
WN
)
, (5.5)
The coefficient K can be found by curve-fitting (5.4) into a data set of Ron vs. W obtained from
simulations. Fig. 5.3 shows the simulation setups and plots the collected data for both types of
MOSFETs. The coefficients are found to be KN = 2464 Ω.µm for NMOS, and KP = 9503 Ω.µm
for PMOS, both obtained at 3 V gate driver supply voltage.
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Figure 5.3: (a) Simulation setups to find Ron as a function of channel width W , and (b) data
obtained from simulation and model curve-fitting
5.1.2.2 Gate Driver Loss
The gate driver is a chain of inverters with a tapering factor tf , as shown in Fig. 5.4.
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Figure 5.4: Gate driver schematic consisting of inverter chain
The first stage in the chain is a small inverter that can be charged or discharged quickly
by a high-frequency logic source. The next stages are increasingly scaled by the factor tf until
a desirable current is obtained in the last stage to sufficiently charge and discharge the gate of a
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power MOSFET. The power dissipated in an ith stage is modeled as:
Pinv,i = fsV
2
dd(WPdi +WNdi)(Cx + tfCy), (5.6)
where Cx is the inverter’s output capacitance per unit length, Cy is the input capacitance per
unit length, WPdi and WNdi are the channel widths of the PMOS and NMOS in the i
th inverter,
respectively. The expression represents the inverter’s power loss from charging its output capacitor
and the input capacitor of the following stage at a rate of fs. Simulations are performed for the
first three stages to obtain power loss Pinv2 of the middle inverter at different tapering factors. The
capacitor coefficients are extracted from curve-fitting (5.6) into the obtained data: Cx = 1.00 fF/µm
and Cy = 1.78 fF/µm. Fig. 5.5 demonstrates that the loss model matches well with the simulation
data.
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Figure 5.5: Power loss Pinv2 of the middle inverter in a three-inverter chain at different tapering
factors. The simulation parameters are: WPd1 = 500 µm, WNd1 = 200 µm, fs = 10 MHz and
Vdd = 3 V.
For an unloaded gate driver consisting of (m + 1) inverters, the total loss can be estimated
by setting m to infinity [113]:
Pdrv,noload = lim
m→∞ fsV
2
dd(WPd,last +WNd,last)
[
Cx + (Cx + tfCy)
1− tf−m
tf − 1
]
= fsV
2
dd(WPd,last +WNd,last)(Cy + Cx)
tf
tf − 1 , (5.7)
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where WPd,last and WNd,last are the last inverter’s PMOS and NMOS channel widths, respectively.
When the gate drivers are connected to the rectifier and clamp devices, the complete diagram
of the integrated circuit is shown in Fig. 5.6.
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Figure 5.6: Circuit diagram of integrated power devices and their gate drivers
The design parameters shown in the figure are summarized as follows:
• WP : channel width of power PMOS
• WN : channel width of power NMOS
• a: scale factor from the power MOSFET to the NMOS in the last inverter stage
• b: ratio of PMOS channel width and NMOS channel width in the same inverter (WPdi/WNdi)
• tf : tapering factor of the inverter chain in a gate driver circuit
The gate driver loss of this circuit needs to include the power loss due to each power device’s
gate charge Qg:
Pg = fsVddQg = fsVddWQ, (5.8)
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where Q is the gate charge per unit length. The Q coefficients for both power PMOS and NMOS
can be derived from the simulation setups shown in Fig. 5.7a.
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Figure 5.7: (a) Simulation setups to find gate charge Qg as a function of channel width W , and (b)
data obtained from simulation and model curve-fitting, using Igate = 100 mA, Rtest = 1.5 Ω and
Vdd = 3 V
In simulation, the gate is charged by a constant current source, and the series of ideal diodes
are used to limit the maximum gate voltage. The total gate charge Qg is the product of Igate and
the time period it takes for gate voltage to rise from zero to Vdd. The coefficient Q is found as the
ratio between gate charge and channel width: QP = 5.14 fF/µm for PMOS and QN = 5.71 fF/µm
for NMOS. Fig. 5.7b demonstrates that the model matches well with simulation results.
Finally, the total gate driver loss is calculated as the sum of power losses in the unloaded
gate drivers and losses from power devices’ gate charge:
Pdrv = fsV
2
dd(WP +WN )(Cx + Cy)
tf(1 + b)
a(tf − 1) + fsVdd(QPWP +QNWN ). (5.9)
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5.1.3 Design Optimization
The design specifications are described as follows: switching frequency fs = 10 MHz, output
current Iout = 1 A → 5 A, output voltage Vout = 1.5 V, clamp voltage Vclamp = 3 V, and gate
driver supply voltage Vdd = 3 V.
For an IC containing two power NMOS(s), two power PMOS(s) and their corresponding gate
drivers, the total loss is:
Ploss = 2(Pcond + Pdrv), (5.10)
where the expressions for Pcond and Pdrv are given in (5.5) and (5.9), respectively. The design goal
is to find a set of parameters a, b, tf , WP and WN that minimizes the IC total loss.
Scale factor b: This parameter is chosen to obtain the same falling and rising time at the
inverter output. For this design, b = 2.5.
Scale factors a and tf : The partial derivative terms ∂Ploss/∂a and ∂Ploss/∂tf are found
to be negative. This suggests that at higher scale factors, the loss - specifically the gate driver
loss is lower. Fig. 5.8 plots the gate driver loss normalized by the power device channel width at
different values of a and tf .
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Figure 5.8: Gate driver loss normalized by power device channel width at different values of a and
tf
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It is found that the normalized gate driver loss for each power device does not change signifi-
cantly at tf ≥ 10 and a ≥ 20. Note that for hard-switching topologies, the switching loss cannot be
neglected and these scale factors need to balance between gate driver and switching losses [113]. For
the studied resonant topology, switching loss is insignificant and there is more freedom to choose a
and tf . One design option is tf = 10 and a = 20.
Power device channel widths WP and WN : The partial derivatives of total loss in
respect to the PMOS and NMOS channel width are given by:
∂Ploss
∂WP
= 2
[
−0.1I2out
KP
W 2P
+ fsVddQP + fsV
2
dd(Cx + Cy)
tf(1 + b)
a(tf − 1)
]
(5.11a)
∂Ploss
∂WN
= 2
[
−0.65I2out
KN
W 2N
+ fsVddQN + fsV
2
dd(Cx + Cy)
tf(1 + b)
a(tf − 1)
]
(5.11b)
The optimized values of WP and WN are found by setting these partial derivative terms to zero.
For tf = 10, a = 20 and b = 2.5, the optimized channel widths and total loss are plotted at different
output currents, as shown in Fig. 5.9.
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Figure 5.9: (a) Optimized channel widths and (b) total loss at different output currents
For all output current values, the best efficiency of the IC is 92%. The design is chosen for 3 A
output current, corresponding to WP = 469× 500 µm and WN = 580× 500 µm, where 500 µm is
the maximum single channel length allowed by the process. The 3 A design’s loss budget obtained
from simulation and model are demonstrated in Fig. 5.10.
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Figure 5.10: Loss budget of optimized design at 3 A output current
Compared to simulation results, the model does not cover about 30 mW switching loss of
the two PMOS’s, mainly caused by the non-ZCS turn off. However, this does not affect the overall
efficiency prediction. Details on the IC layout and the chip package can be found in Appendix C.
5.2 Test Results
The IC is tested using two different setups. The first test is conveniently done as a buck con-
verter operating at the continuous-conduction-mode/discontinuous-conduction-mode (CCM/DCM)
boundary. After the basic functions of the IC are verified in this first test, the next test is performed
on an active-clamp LLC converter.
5.2.1 Test Results on CCM/DCM Buck Converter
This section presents a quick method to test the IC without designing an active-clamp LLC
converter. By noticing that the design circuit setup in Section 5.1.1 has a similar structure of a
buck converter, each PMOS-NMOS pair of the IC can be tested as a buck converter, as shown in
Fig. 5.11.
In order to replicate the high current ripple and ZCS-turn-off of rectifier device, the buck
converter is designed to operate at the CCM/DCM boundary with 50% duty cycle. At 10 MHz
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Figure 5.11: IC test setup for a 10 MHz buck converter
switching frequency, the iductor L simply consists of the PCB trace and current measurement loop.
Due to the current limit of the PMOS device, the buck converter operates at 3 V input voltage,
1.3 V output voltage, 1.2 A load current and the gate driver power supply votlage is 3.3 V. Fig. 5.12
shows the experimental waveforms of the inductor current iL, switching node votlage vs an clamp
voltage vclamp right across the IC terminals.
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Figure 5.12: IC test results for the 10 MHz buck converter
Although the devices perform with fast switching at 10 MHz and can conduct relatively high
current, the converter’s efficiency is 71%, lower than expected. While the four gate drivers draw an
average current of 65 mA, in agreement with the design model, dc measurements show the device
on resistances significantly higher than expected. The additional resistance is caused by bond wires
and internal metal layers, which were not included in the model. Such high on resistance explains
114
why the converter efficiency is lower than predicted. A comparison between the model and the
measurements is summarized in Table. 5.1.
Table 5.1: Comparison between IC model and measurements
Parameter Model Measurement Note
Gate driver supply current (mA) 57 65 fs = 10 MHz
PMOS on resistance (mΩ) 40 150 Vsg = 3 V, Id = 1 A
NMOS on resistance (mΩ) 8 75 Vgs = 3.3 V, Id = 2 A
5.2.2 Test Results on Active Clamp LLC Conveter
In order to further evaluate the design, the taped-out IC is tested on a 12 V-to-1 V, 1 A ,
10 MHz active-clamp LLC converter. Since the actual parasitic resistance of the devices is higher
than the designed value, the output current is reduced to 1 A instead of the 3 A design goal.
Table 5.2 lists the device part numbers and resonant tank values for the converter under test.
Table 5.2: Components list of the active clamp LLC converter used for IC test
Component Part number or value
Q1, Q2 CSD16301Q2
Gate driver for Q1, Q2 EL7158
n 1:5
Cf 0.22 µF
Cclamp 0.22 µF
Cs 700 pF
Ls (total of parasitic and external inductance) 230 nH
Lm 1 µH
Llk 35 nH
External resonant inductor Coilcraft 2222SQ-181 air-core
Transformer magnetic core Ferroxcube P22/13 pot core
4F1 material
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Q2 gate Q1 gate 
All channels: 2V/div, 40ns/ horizontal div 
 
Qb gate  SR1 gate 
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Figure 5.13: Experimental results of IC test on active-clamp LLC converter: (a) devices’ gate
voltages, and (b) converter’s current and voltage waveforms
Fig. 5.13a shows the gate voltages of the primary-side devices Q1, Q2 and secondary-side
devices Qb, SR1. Note that the gate test pins for Qa and SR2 are not available on the IC. The
converter experimental waveforms are shown in Fig. 5.13b, including input switching node voltage
vsw, primary-side resonant current is, and voltages va, vb across the rectifier devices. While the
secondary-side devices can switch fast at 10 MHz, the primary-side devices have a significantly
large output capacitance for this application. The resonant current is not high enough to charge
the output capacitor, thus ZVS cannot be obtained. The discrete parts for Q1 and Q2 are not
designed for such high-frequency application, which limits capabilities of the experimental prototype
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to operate at target 10 MHz frequency.
5.3 Summary
This chapter explores the opportunity to integrate power MOSFETs and gate drivers on
the secondary side of active clamp LLC resonant converter. This is the first step to reach the
ultimate goal of integrating the output-side power stage and control circuitry in the same low-
voltage CMOS process. A simple circuit setup is proposed to assist the IC design process, which only
requires information of the converter output voltage and output current. The IC components’ loss
is modeled, including conduction and gate driver loss. Based on the loss model, design parameters
are specified and an optimization method is presented to obtain the best IC efficiency.
The taped-out IC is preliminarily tested on a 10 MHz, 3 V-to-1.3 V, 1.2 A buck converter
operating in CCM/DCM mode with 50% duty cycle. Although the devices show fast switching be-
haviors with gate driver loss similar to predictions, the measured device on resistance is significantly
higher than expected. This suggests that future designs need to include bond wire resistance model
and to pay more attention to the power device layout and internal metal connections. The second
test on a 12 V-to-1 V, 1 A, 10 MHz active-clamp LLC converter verifies the IC’s fast switching
capability. The test shows a challenging requirement for the primary-side devices: they also need
to be able to support high-frequency ZVS.
Chapter 6
Conclusions
The design and control of POL converters are challenging due to special requirements imposed
by evolving electronic loads: (i) high efficiency over a wide load range, (ii) fast transient response to
load steps with high slew rates, and (iii) minimizing output capacitor size while maintaining voltage
regulation in transients. With current advances in loads such as microprocessors and memories, the
POL converters have to face increasing demands for lower supply voltages, higher load currents, with
faster slew rates, and more stringent space, cost, voltage regulation and efficiency requirements.
The interleaved buck converter is very popular in POL applications due to its relatively simple
structure and well-developed control methods. However, it shows limitations in large step-down
applications because of the small duty cycle. The high switching loss hinders opportunities to
increase switching frequency, limiting abilities to increase the controller bandwidth and to reduce
the size of passive filter components.
This thesis investigates an alternative solution for POL applications based on a multiple-
parallel-module architecture with on/off control, where each module is an active clamp LLC reso-
nant module topology. The architecture and the control method allow each module to operate at
its maximum efficiency when on, and turn some of them off at light load to maintain high efficiency
over wide range of loads. The modular architecture and the proposed control method support
fast transient response at large load steps. The active clamp LLC topology features soft-switching
and 50 % duty cycle operation of all devices, providing an opportunity to increase the switching
frequency to high MHz range, which in turn may lead to smaller size of passive components, and
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help further improve the controller speed and the system transient performance.
6.1 Contributions
The thesis contributions are as follows.
6.1.1 Active clamp LLC resonant converter
In terms of the converter topology, the thesis contributions include: (i) proposal of a topology
suitable for the multiple-parallel-module architecture in POL applications, (ii) introduction of an
active clamp circuit to the original LLC converter, and (iii) development of simplified modeling,
analytical and design methods for the proposed topology.
The active clamp LLC resonant converter inherits advantages of the original LLC converter,
including: ZVS turn-on of power MOSFETs on the input side (the transformer primary side), ZCS
turn-off of power MOSFETs on the output rectifier side (the transformer secondary side), and 50%
duty cyle operation of all devices. Besides, the transformer facilitates the converter’s large step
down ability, while contributing to the resonant tank to enable soft switching.
The active clamp circuit addresses the voltage oscillation across rectifier devices caused by
a resonance between the transformer secondary-side leakage inductance and the drain-to-source
capacitances of the rectifier MOSFETs. This modification provides two main benefits. First, it
limits the voltage stress across all secondary-side devices to approximately twice the output voltage,
enabling integration of these devices and control circuitry in a low-voltage CMOS process. With
proper IC layout techniques, a power MOSFET rated at a lower voltage performs with smaller
on resistance, which makes it suitable for switches carrying high RMS current, such as those in
the output side of the LLC converter. In contrast, the rectifier MOSFET in the buck converter
conducts high inductor current most of the time, but has to block a high input voltage, which
means that opportunities to reduce conduction loss caused by the on resistance are more limited.
The other benefit of the active clamp circuitry is that it helps reduce the large ac current in the
output capacitor.
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Since adding the clamp circuit changes the LLC converter operation, two techniques to ana-
lyze the active clamp LLC converter are introduced using a simplified circuit model. The sinusoidal
approximation applies the current and voltage fundamental components in the calculations. It pro-
vides an intuitive tool to understand the converter characteristics, and helps to derive explicit
expressions for output voltage and current. Based on these expressions, a design process is devel-
oped to find resonant tank values that allow the converter to operate around its maximum power
point at maximum efficiency. Another analytical technique, state plane analysis, is used to to
study the converter operation in more detail. The state plane analysis also serves as a more ac-
curate method to verify the results obtained based on sinusoidal approximation. This technique is
also used to determine the gate timing sequence so that the converter can reach its steady state
within a switching cycle after it is turned on. The analytical and design methods are verified on
two 1 MHz, 24 V-to-3.3 V, 6 W experimental prototypes, using PQ and planar magnetic cores,
respectively. Both prototypes can obtain efficiency greater than 90%.
Analytical and experimental results shows a special characteristic of the active clamp LLC
converter: it behaves similar to a current source, whose value is controlled by a gate timing variable.
With the turn-on timing sequence implemented, the converter replicates an ideal current source
that can be turned on or off quickly and can reach steady state within a minimum time.
All the aforementioned characteristics of the active clamp LLC converter make it suitable for
single or multi-module high-frequency high step-down low-voltage point-of-load applications, where
secondary side MOSFETs and control circuitry can be integrated in a low-voltage CMOS process.
6.1.2 On/off Control
On/off control is a relatively simple yet effective method to regulate the output voltage
without current sensing. Although this approach has already been suggested for multiple-module
systems where each module is approximated as a current source, the work presented in this thesis
is the first one to implement the on/off controller in an experimental prototype consisting of more
than one module.
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In order to assist the on/off controller design and implementation, two converter models are
introduced: (i) a high-frequency model based on state plane analysis to determine a gate timing
sequence leading to fast module turn-on capability, and (ii) an averaged model to analyze the
converter’s low-frequency behavior. Based on the module averaged model, an ideal first-order
system control-to-output transfer function is derived, where the control variable is the number of
on modules.
Standard frequency-domain techniques are applied to design the system control loop, taking
into account sensing and computational delay in digital implementation. The on/off control is
realized in practice by a quantizer that converts the number of on module into a quantized number.
Furthermore, hysteresis is added to the quantizer in order to obtain a practical on/off PWM
frequency.
The models and the on/off control method are verified by experiments on prototypes contain-
ing one or two 1 MHz, 24 V-to-3.3 V, 5 W active-clamp LLC modules. Steady-state operations and
transient responses are evaluated by experiments for the two-module system, and by simulations
for larger systems consisting of up to twenty modules. The results show that, in a point-of-load
dc-dc system consisting of at least six modules in parallel, a standard PI or PID compensator can
regulate the output voltage within ±0.5% ripple in steady state, using a relatively small output ca-
pacitor. For systems rated at 11 A or more, the system performs with competitively fast step-load
response compared to a synchronous buck converter using a PID voltage controller and the same
output capacitance.
The decision to select a PI or PID type is also discussed. It depends on the maximum
number of modules and a combined effect of sensing delay and control variable saturation. The
PID compensator shows more advantage over the PI at smaller delay or in a larger system. In the
twenty-module system example, the PID controller can tolerate saturation of the control variable,
and has a faster response than the PI controller upon large step-load transients.
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6.1.3 Integration of secondary-side power devices and gate drivers
This work presents design methods and preliminary test results for a 5V-CMOS IC that
consists of all secondary-side power devices and their corresponding gate drivers. It is the first step
to explore the opportunity to integrate both the output-side power stage and control circuitry in a
low-voltage CMOS process.
A simple circuit setup is introduced to assist the design process. It generates a similar circuit
operation on the secondary side of the converter, without involving simulation of the input-side
power devices or resonant tank components. The only information required from the power stage
is the switching frequency, output voltage and output current. Using the circuit setup and detailed
power loss model, an optimization design method is presented to obtain the best IC efficiency. The
optimized design finds a combination of transistor sizes for both power devices and gate drivers to
minimizes the total loss.
A custom IC is designed and fabricated to operate in a 1.5 V output, 4.5 W, 10 MHz active
clamp LLC converter. Preliminary tests are performed using a 10 MHz, 3 V-to-1.3 V, 1.2 A buck
converter in CCM/DCM mode, which is used to evaluate the IC performance. The IC displays
fast switching behaviors with gate driver losses similar to predictions. However, the measured on
resistance of power devices is significantly higher than the model dur to parasitic resistances of the
bond wire and internal metal connections. The IC test on a 12 V-to-1 V, 1 W, 10 MHz active
clamp LLC converter verifies again the IC’s fast switching capability.
6.2 Future Work
The work reported in this thesis can ne expanded in a number of directions.
Consideration of input voltage variation: The controller design and implementation
in this thesis assume that the input voltage is well regulated by a previous converter stage. In a
power distribution system, the bus voltage fed to the POLs may vary depending on the front-end
converter design. The input voltage variation can be addressed by modifying the active clamp LLC
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converter design to accommodate the worst-case input voltage, and by adding extra input voltage
sensing in the control loop. In this modification, the gate timing look-up table and compensator
coefficients can be determined according to the sensed input voltage.
Sensorless turn-on sequence: The gate-timing sequence is determined based on the
value of resonant capacitor voltage right before the converter is turned on. This requires sensing of
the input switching node voltage of each module, which adds additional hardware cost for a large
multi-module system. One option to reduce the cost is to implement a turn-on sequence without the
need for additional sensing. In fact, the resonant capacitor voltage right at the converter turn-on
moment depends on its value when the converter is turned off. This value can be predicted off-line
using state plane analysis, given that the controller only allows the converter to turn off at some
certain time during its last switching cycle. When the turn-off moment is controlled, the turn-on
sequence can be determined without any voltage sensing.
Further IC design improvements: For the next IC design, the loss model needs to
consider the conduction loss caused by the resistance of bond wires and internal metal connections.
The layout techniques, especially with the metal layers, should be investigated further to obtain the
minimum possible parasitic resistance. Moreover, in order to increase the switching frequency, thus
reducing the passive component size in the active-clamp LLC converter, a good secondary-side IC
design is not the only requirement. Primary-side devices with low output capacitance and suitable
gate drivers are also required to obtain ZVS. Emerging GaN devices and integrated circuits may
be suitable for this application.
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Appendix A
Planar Magnetics Layouts
A.1 Planar Inductor
Bottom PCB connected in parallel with top PCB  
Top PCB 
Figure A.1: Cross-sectional view of EE planar inductor. Two four-layer 1-Oz-Cu PCBs are stacked
up to allow multiple parallel windings. The four middle layers are not utilized due to fringing effect.
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Top layer Mid-layer 1 
Mid-layer 2 Bottom layer 
Figure A.2: Layout of the bottom PCB for planar inductor. The top PCB layout is similar with
reverse layer order.
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A.2 Planar Transformer
Bottom PCB connected in parallel with top PCB  
Top PCB 
Two 
secondary 
windings 
Primary 
winding 
Figure A.3: Cross-sectional view of EE planar transformer. Two four-layer 1-Oz-Cu PCBs are
stacked up to allow multiple parallel windings.
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Top layer: three turns of primary winding Mid-layer 1: two turns in series 
with top-layer winding 
Mid-layer 2: first turn of secondary  
windings, wound together 
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Figure A.4: Layout of the bottom PCB for planar transformer. The top PCB layout is similar with
reverse layer order.
Appendix B
MOSFET Turn-off Switching Loss
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Figure B.1: Simplified waveforms at MOSFET turn-off
Fig. B.1 shows the simplified waveforms of a MOSFET when it is turned off, including the
gate-to-source voltage vgs, drain-to-source voltage vds, and drain current id. It is assumed that
the turn-off duration is very short compared to the switching period so the MOSFET’s current
right before turn-off is a constant Isw. The turn-off loss occurs when vds and ids do not change
instantaneously, which correlates to the gate charge process as follows [26,27]. At time t0 the gate
driver starts discharging the input capacitor, including the gate-to-source capacitor Cgs and gate-
to-drain capacitor Cgd. When vgs reaches the plateau voltage VPL at t1, it stays constant and all
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the gate current is used to discharge the gate-to-drain capacitor. As a result, vds starts increasing
until reaching its maximum value Vsw at t2. The total gate charge in this duration is Qgd. Now
both vgs and id start decreasing until the MOSFET is finally turned off at t3, corresponding to
zero drain current and vgs reaching the threshold value Vth. The rest of the turn off process from
t3 to t4 is to totally discharge the gate-to-source capacitor. The total gate charge from t2 to t4 is
Qgs and from t3 to t4 is Qg(th).
As shown in Fig. B.1, the switching loss happens from t1 to t3 when id and vds are non-zero.
The total gate charge in this duration is given by:
Qg(sw) = Qgd +Qgs −Qg(th). (B.1)
Assume that the gate current is constant during this time:
Idrv =
VPL
Rdrv +Rg
, (B.2)
whereRdrv is the gate driver’s output resistance andRg is the gate parasitic resistance, the switching
duration from t1 to t3 is estimated as:
tsw =
Qg,(sw)
Idrv
=
Qgd +Qgs −Qg(th)
Idrv
. (B.3)
By assuming linear changes of vds and id, the turn-off switching loss is found:
Psw = 0.5VswIswtswfs, (B.4)
where fs is the switching frequency. In the active clamp LLC converter, the turn-off process is
complicated by the fact that part of the energy during the overlapping of vds and id is useful in
charging the drain-to-source capacitor. This calculation, however, is an attempt to approximate the
upper bound of the switching loss. It is a convenient method since all the parameters can be found
from the device datasheet. Below are the list of device parameters used in the loss calculations in
Section 2.7.
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Table B.1: Parameters of gate driver EL7104
Parameter Symbol Value
Supply voltage (V) Vdrv 5
Pull-down resistance (Ω) Rdrv 2
Table B.2: Parameters of power MOSFETs
Parameter Symbol Value
CSD17313Q2 CSD16301Q2
On resistance (mΩ) Ron 32 29
Gate resistance (Ω) Rg 1.3 1.3
Plateau voltage (V) VPL 2 2
Gate charge - gate to drain (nC) Qgd 0.4 0.4
Gate charge - gate to source (nC) Qgs 0.7 0.6
Gate charge at Vth (nC) Qg(th) 0.3 0.3
Gate charge - total (nC) Qg 2.1 2.0
Appendix C
Customized IC Layout and Package Information
QActrl 
SR1ctrl~ 
QBctrl 
SR2ctrl~ 
CLAMP VDD VDD 
GND 
SWB SWA 
Qa 
Qb 
Cclamp 
SR1 
SR2 72.4pF  
VDD VDD 
Figure C.1: IC schematic consisting of secondary-side power MOSFETs and gate drivers for the
active clamp LLC resonant converter
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Die_ID: CLAMPLLC 
Die Size: 3.18mm x 2.98mm (W x L) 
Bonding wire: 1(mil) 
No wire length constraint 
1 7 
21 15 
14 
8 
22 
28 
28  Ld 085410  5x5mm  QFN (= LLP) 
DIE 
ID 
Figure C.3: Bonding diagram and package information
